Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2000-12-22
2002-07-16
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
Reexamination Certificate
active
06420257
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to the field of semiconductor manufacture, and more specifically to the formation of contacts and trenches in a dielectric material.
BACKGROUND OF THE INVENTION
During the formation of a semiconductor device, layers of various materials such as dielectrics, masks, metals, doped polycrystalline silicon, and photoresist are formed over a semiconductor substrate. Contacts through dielectric materials to the semiconductor substrate are typically required during the formation of semiconductor devices, such as memory devices and microprocessors. Contacts to features other than the substrate, such as word lines and other structures, are also commonly performed.
One process to form a contact to a semiconductor substrate or other features through a dielectric includes the steps of forming a dielectric layer over the semiconductor substrate, then forming a first patterned layer of photoresist (resist) over the dielectric. An etch defines a contact through the dielectric to the substrate, and the resist layer is then removed.
The contacts are often connected with word lines or bit lines. To form the word or bit lines a second layer of resist is patterned over the dielectric layer leaving the contacts exposed, and also leaving exposed an area parallel and overlying the contacts. The dielectric is again etched, although the dielectric is not etched completely, thereby creating a trench in the dielectric but no additional contacts to the substrate. A layer of conductive material such as metal is then blanket deposited over the surface of the dielectric, and the wafer is planarized to leave conductive material within the contacts and within the trench.
Various problems are associated with processes such as the one described above. One problem is that the dielectric is etched to expose the substrate and to form contacts, then a second patterned resist layer is subsequently formed over the dielectric thus filling the contacts with resist. Due to the small sizes of the contacts in the dielectric, it can be difficult to completely remove the resist from the contacts in the dielectric, and thus the conductive layer which contacts the substrate may not make adequate electrical contact.
One method to solve the problem associated with resist filling the contact has been to first etch a contact in a first dielectric layer, then to deposit and planarize a first metal layer to form a metal plug to the substrate. A second dielectric layer having a trench is patterned over the first metal layer and over the first dielectric layer, then a second metal layer is formed over the second dielectric layer and then planarized. This process, however, requires the formation and planarization of two metal layers, thus adding additional steps and an additional metal-to-metal interface, which can be difficult to form reliably.
A process which can be accomplished by the deposition of a single metal layer and which does not require the formation of a resist layer within the contact to the substrate would be desirable.
SUMMARY OF THE INVENTION
A method of forming a semiconductor device comprises the steps of forming a first dielectric layer over a feature such as a semiconductor substrate or a conductive line or plate, then forming a hard mask over the first dielectric layer. A first patterned resist layer is formed directly on the hard mask, and the hard mask is patterned using the first resist layer as a pattern. The first resist layer is removed.
Next, a second dielectric. is formed over the hard mask, and a second patterned resist layer is formed over the second dielectric layer. The second dielectric layer is etched using the second resist layer as a pattern. Finally, the first dielectric layer is etched using the hard mask as a pattern.
Objects and advantages will become apparent to those skilled in the art from the following detailed description read in conjunction with the appended claims and the drawings attached hereto.
REFERENCES:
patent: 4997789 (1991-03-01), Keller et al.
patent: 5055423 (1991-10-01), Smith et al.
patent: 5246882 (1993-09-01), Hartmann
patent: 5354711 (1994-10-01), Heitzmann et al.
patent: 5397908 (1995-03-01), Dennison et al.
patent: 5403781 (1995-04-01), Matsumoto et al.
patent: 5413961 (1995-05-01), Kim
patent: 5500080 (1996-03-01), Choi
Ueno et al., “A Quarter-Micron Planarized Interconnection Technology with Self-Aligned Plug,” Apr., 1992 IEEE, pp. 305-308.
Kaanta et al., “Dual Damascene: A ULSI Wiring Technology,” Jun. 11-12, 1991, IEEE, VMIC Conference, pp. 144-152.
Le Thao P
Micro)n Technology, Inc.
Nelms David
LandOfFree
Process for forming trenches and contacts during the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for forming trenches and contacts during the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming trenches and contacts during the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2846909