Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-10-26
2003-09-02
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S786000, C438S787000, C438S788000, C438S798000
Reexamination Certificate
active
06613665
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to the formation of integrated circuit structures. More particularly this invention relates to a process for forming a layer of dielectric material, preferably low k dielectric material, for an integrated circuit structure wherein an antireflective coating (ARC) is formed in an upper surface of the layer of dielectric material.
2. Description of the Related Art
The shrinking of integrated circuits has resulted in levels of electrically conductive interconnects being placed closer together vertically, as well as reduction of the horizontal spacing between the electrically conductive interconnects, such as metal lines, on any particular level of such interconnects. As a result, capacitance has increased between such conductive portions, resulting in loss of speed and increased cross-talk. One proposed approach to solving this problem of high capacitance is to replace the conventional silicon oxide (SiO
2
) dielectric material, having a dielectric constant (k) of about 4.0, with another insulation material having a lower dielectric constant to thereby lower the capacitance. In an article by L. Peters, entitled “Pursuing the Perfect Low-K Dielectric”, published in Semiconductor International, Volume 21, No. 10, September 1998, at pages 64-74, a number of alternate dielectric materials are disclosed and discussed. Included in these dielectric materials is a description of a low k dielectric material having a dielectric constant of about 3.0 formed using a Flowfill chemical vapor deposition (CVD) process developed by Trikon Technologies of Newport, Gwent, U.K. The process is said to react methyl silane (CH
3
—SiH
3
) with hydrogen peroxide (H
2
O
2
) to form monosilicic acid which condenses on a cool wafer and is converted into an amorphous methyl-doped silicon oxide which is annealed at 400° C. to remove moisture.
The above-mentioned shrinking of integrated circuits and the concurrent ever increasing demands for faster speeds, has also resulted in renewed interest in the use of copper as a filler material for vias and contact openings instead of tungsten, as well as for use in metal lines instead of aluminum because of the well known low electrical resistance of copper, compared to either aluminum or tungsten.
However, there are negative aspects to the choice of copper for via filling or in the formation of metal lines. Copper layers deposited over an integrated circuit structure cannot be easily patterned using a photoresist mask as can layers of aluminum or tungsten. As a result, copper-filled trenches and vias are formed by the damascene process wherein a layer (or layers) of dielectric material such as the aforementioned low k dielectric material is first formed over the integrated circuit structure, following which trench and via openings are formed in the dielectric material, and then the openings are filled with copper.
However, the resulting required trench and via lithography becomes complicated when conventional spin-on organic materials are used to form the antireflective coating (ARC) on the already formed integrated circuit structure required for accuracy of the lithography process used for patterning the subsequent layers of the integrated circuit structure. This is due to the process limitations of the reflective organic materials used as antireflective coatings. Problems associated with the organic films include particle generation, step coverage and trench fill for damascene applications. While inorganic materials could be used instead of such organic ARC materials, it would be more desirable to eliminate the formation and use of an additional layer solely as an ARC layer, since this requires additional steps and sometimes the use of addition apparatus (tools) requiring transfers of the substrate back and forth between different apparatus.
SUMMARY OF THE INVENTION
A process is provided for forming an integrated circuit structure characterized by formation of a combined dielectric layer and antireflective coating layer which comprises forming a layer of dielectric material over an integrated circuit structure, and treating the surface of the layer of dielectric material to form an antireflective coating (ARC) surface therein.
When a layer of photoresist is formed over the ARC surface, and the layer of photoresist is exposed to a pattern of radiation, the ARC surface improves the accuracy of the replication, in the photoresist layer, of the pattern of radiation. Preferably, the layer of dielectric material is a layer of low k dielectric material, and the surface of the dielectric layer is treated with a plasma comprising ions of elements and/or compounds.
REFERENCES:
patent: 3012861 (1961-12-01), Ling
patent: 3178392 (1965-04-01), Kriner
patent: 3832202 (1974-08-01), Ritchie
patent: 3920865 (1975-11-01), Laufer
patent: 4705725 (1987-11-01), Glajch
patent: 4771328 (1988-09-01), Malaviya
patent: 5194333 (1993-03-01), Ohnaka
patent: 5314845 (1994-05-01), Lee
patent: 5364800 (1994-11-01), Joyner
patent: 5376595 (1994-12-01), Zupancic
patent: 5470801 (1995-11-01), Kapoor
patent: 5559367 (1996-09-01), Cohen
patent: 5675187 (1997-10-01), Numata
patent: 5688724 (1997-11-01), Yoon
patent: 5759746 (1998-06-01), Azuma et al.
patent: 5847461 (1998-12-01), Xu et al.
patent: 5858879 (1999-01-01), Chao
patent: 5864172 (1999-01-01), Kapoor et al.
patent: 5874367 (1999-02-01), Dobson
patent: 5874745 (1999-02-01), Kuo
patent: 5882489 (1999-03-01), Bersin
patent: 5904154 (1999-05-01), Chien
patent: 5915203 (1999-06-01), Sengupta
patent: 5930655 (1999-07-01), Cooney, III
patent: 5939763 (1999-08-01), Hao
patent: 5989998 (1999-11-01), Sugahara
patent: 6025263 (2000-02-01), Tsai
patent: 6028015 (2000-02-01), Wang et al.
patent: 6037248 (2000-03-01), Ahn
patent: 6043145 (2000-03-01), Suzuki et al.
patent: 6043167 (2000-03-01), Lee
patent: 6051477 (2000-04-01), Nam
patent: 6054379 (2000-04-01), Yau
patent: 6063702 (2000-05-01), Chung
patent: 6066574 (2000-05-01), You
patent: 6114259 (2000-09-01), Sukharev et al.
patent: 6133145 (2000-10-01), Chen
patent: 6147012 (2000-11-01), Sukharev et al.
patent: 6177302 (2001-01-01), Yamazaki
patent: 6204192 (2001-03-01), Zhao et al.
patent: 6215087 (2001-04-01), Akahori et al.
patent: 6232658 (2001-05-01), Catabay et al.
patent: 6303047 (2001-05-01), Catabay et al.
patent: 6245666 (2001-06-01), Ko et al.
patent: 6287959 (2001-09-01), Lyons et al.
patent: 6309970 (2001-10-01), Ito et al.
patent: 6348405 (2002-02-01), Ohuchi
patent: 6407013 (2002-06-01), Li et al.
patent: 6465372 (2002-10-01), Xia et al.
patent: 6528116 (2003-03-01), Pokharna et al.
Bothra, S., et al., “Integration of 0.25 &mgr;m Three and Five Level Interconnect System for High Performance ASIC”,1997 Proceedings Fourteenth International VMIC Conference, Santa Clara, CA, Jun. 10-12, 1997, pp. 43-48.
Dobson, C.D., et al., “Advanced SiO2Planarization Using Silane and H2O2”, Semiconductor International, Dec. 1994, pp. 85-88.
McClatchie, S., et al., “Low Dielectric Constant Oxide Films Deposited Using CVD Techniques”,1998 Proceedings Fourth International DUMIC Conference, Feb. 16-17, 1998, pp. 311-318.
Peters, Laura, “Low-k Dielectrics: Will Spin-On or CVD Prevail?”,Semiconductor International, vol. 23, No. 6, Jun., 2000, pp. 108-110, 114, 116, 118, 122, and 124.
Peters, Laura, “Pursuing the Perfect Low-k Dielectric”,Semiconductor International, vol. 21, No. 10, Sep., 1998, pp. 64-66, 68, 70, 72, and 74.
Catabay Wilbur G.
Hsia Wei-Jen
Gurley Lynne A.
LSI Logic Corporation
Niebling John F.
Taylor John P.
LandOfFree
Process for forming integrated circuit structure comprising... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for forming integrated circuit structure comprising..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming integrated circuit structure comprising... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3099272