Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1997-04-07
1999-05-11
Booth, Richard A.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438682, 438976, H01L21/3205;21/4763
Patent
active
059021292
ABSTRACT:
The formation of a cobalt silicide layer of uniform thickness over the source/drain regions and the polysilicon gate electrode of an MOS structure, which does not thin out adjacent the edges of the top surface of the polysilicon gate electrode, i.e., adjacent the oxide spacers, is achieved by first forming a titanium capping layer over a cobalt layer deposited over the MOS structure prior to formation of the cobalt silicide, and while excluding oxygen-bearing gases from the cobalt surface prior to the deposition of the titanium capping layer. Oxygen-bearing gases are then excluded from contact with the titanium capping layer prior to at least the initial annealing step to form cobalt silicide, by forming a protective titanium nitride layer over the titanium layer, either: (1) in the same chamber used to deposit the titanium layer, or (2) while still maintaining the titanium-coated semiconductor substrate in an oxygen-free atmosphere during transfer of the titanium-coated semiconductor substrate from the titanium deposition chamber to a separate titanium nitride deposition chamber. In either event, the titanium capping layer is deposited over the cobalt layer, and the protective titanium nitride layer is then formed over the titanium capping layer, prior to the first annealing step, to thereby protect the cobalt layer from oxygen-bearing gases, resulting in the formation of cobalt silicide of substantially uniform thickness over the top surface of the polysilicon gate electrode.
REFERENCES:
patent: 4378628 (1983-04-01), Levinstein et al.
patent: 4920073 (1990-04-01), Wei et al.
patent: 5043300 (1991-08-01), Nulman
patent: 5236868 (1993-08-01), Nulman
patent: 5567651 (1996-10-01), Berti et al.
patent: 5593924 (1997-01-01), Apte et al.
patent: 5627102 (1997-05-01), Shinriki et al.
patent: 5710438 (1998-01-01), Oda et al.
patent: 5770515 (1998-06-01), Meng et al.
patent: 5780349 (1998-07-01), Naem
Berti, Antonio C., et al., "A Manufacturable Process for the Formation of Self Aligned Cobalt Silicide in a Sub Micrometer CMOS Technology", 1992 Proceedings Ninth International VLSI Multilevel Interconnection Conference (VMIC), Jun. 9-10, 1992, Santa Clara, CA, pp. 267-273.
Wang, Q.F., et al., "New CoSi.sub.2 Salicide Technology for 0.1 .mu.m Processes and Below", 1995 Symposium on VLSI Technology Digest of Technical Papers, pp. 17-18.
Yamazaki, Tatsuya, et al., "21 psec Switching 0.1 .mu.m-CMOS at Room Temperature Using High Performance Co Salicide Process", IEDM 93, pp. 6.7.1.-6.7.3, 1993.
Catabay Wilbur G.
Wang Zhihai
Yoshikawa Stephanie A.
Booth Richard A.
LSI Logic Corporation
Taylor John P.
LandOfFree
Process for forming improved cobalt silicide layer on integrated does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for forming improved cobalt silicide layer on integrated, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming improved cobalt silicide layer on integrated will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-242400