Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2001-05-31
2003-06-24
Le, Vu A. (Department: 2824)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S723000, C438S763000, C438S798000
Reexamination Certificate
active
06583026
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention related to an integrated circuit structure. More particularly this invention relates to a process for forming a carbon-doped low k silicon oxide dielectric material on an integrated circuit structure.
2. Description of the Related Art
In the continuing reduction of scale in integrated circuit structures, both the width of metal interconnects or lines and the horizontal spacing between such metal lines on any particular level of such interconnects have become smaller and smaller. As a result, horizontal capacitance has increased between such conductive elements. This increase in capacitance, together with the vertical capacitance which exists between metal lines on different layers, results in loss of speed and increased cross-talk. As a result, reduction of such capacitance, particularly horizontal capacitance, has received much attention. One proposed approach to solving this problem of high capacitance is to replace the conventional silicon oxide (SiO
2
) dielectric material, having a dielectric constant (k) of about 4.0, with another dielectric material having a lower dielectric constant to thereby lower the capacitance.
In an article by L. Peters, entitled “Pursuing the Perfect Low-K Dielectric”, published in Semiconductor International, Volume 21 No. 10, September 1998, at pages 64-74, a number of such alternate dielectric materials are disclosed and discussed. Included in these dielectric materials is a description of a low k carbon-doped silicon oxide dielectric material having a dielectric constant of about 3.0 formed using a chemical vapor deposition (CVD) process developed by Trikon Technologies of Newport, Gwent, U.K. The Trikon process is said to react methyl silane (CH
3
—SiH
3
) with hydrogen peroxide (H
2
O
2
) to form monosilicic acid which condenses on a cool wafer and is converted into an amorphous methyl-doped silicon oxide which is annealed at 400° C. to remove moisture.
An article by S. McClatchie et al. entitled “Low Dielectric Constant Oxide Films Deposited Using CVD Techniques”, published in the 1998 Proceedings of the Fourth International Dielectrics For ULSI Multilevel Interconnection Conference (Dumic) held on Feb. 16-17, 1998 at Santa Clara, Calif., at pages 311-318, also describes the formation of methyl-doped silicon oxide by the low-k Flowfill process of reacting methyl silane with H
2
O
2
to achieve a dielectric constant of ~2.9.
The use of low k carbon-doped silicon oxide dielectric material formed by reacting methyl silane with hydrogen peroxide (the Trikon process) has been found to be capable of better gap filling characteristics than other low k materials. Good gap filling characteristics, in turn, can result in the formation of void-free filling of the high aspect ratio space between parallel closely spaced apart metal lines with dielectric material having a lower dielectric constant than that of convention silicon oxide, thereby resulting in a substantial lowering of the horizontal capacitance between such adjacent metal lines on the same metal wiring level.
However, it has been found that the formation of such low k carbon-doped silicon oxide dielectric materials by the Trikon process does not always result in complete filling of the gaps between, for example, closely spaced apart raised metal lines, and does not always adhere well to the underlying materials. Such materials are also sometimes found to have byproducts of the reaction trapped in the film. It would, therefore, be desirable to optimize the process to provide for a more reliable formation of a film of low k carbon-doped silicon oxide dielectric material possessing good gap filling characteristics, good adherence to underlying materials resulting in improved film strength, and having less byproducts trapped in the film.
SUMMARY OF THE INVENTION
The invention comprises an improved process for forming a low k carbon-doped silicon oxide dielectric material on an integrated circuit structure characterized by improved planarity and good gap fill in high aspect ratio regions of the integrated circuit structure, as well as improved film strength and adherence, and less byproducts trapped in the film. The process comprises: depositing a plurality of layers of low k carbon-doped silicon oxide dielectric material on an integrated circuit structure in a reactor; and pausing after depositing each layer of low k carbon-doped silicon oxide dielectric material and before depositing a further layer of low k carbon-doped silicon oxide dielectric material.
In one aspect the process further includes first forming a base or barrier layer of a silicon-rich and nitrogen-rich dielectric material over the integrated circuit structure, plasma etching the upper surface of the barrier layer to facilitate adhesion of the subsequently deposited low k carbon-doped silicon oxide dielectric material to the barrier layer, and then, before depositing the first layer of low k carbon-doped silicon oxide dielectric material, cooling the etched barrier layer down to within 10° C. or less of the subsequent deposition temperature used for formation of the film of low k carbon-doped silicon oxide dielectric material.
In another aspect of the invention the pausing step further includes, before deposition of the next layer of low k carbon-doped silicon oxide dielectric material, flowing a source of non-reactive gas over the surface of the newly deposited layer of low k carbon-doped silicon oxide dielectric material to facilitate outgassing and removal of byproducts resulting from the preceding formation and deposition of the newly formed layer of low k carbon-doped silicon oxide dielectric material.
REFERENCES:
patent: 3012861 (1961-12-01), Ling
patent: 3178392 (1965-04-01), Kriner
patent: 3652331 (1972-03-01), Yamazaki
patent: 3832202 (1974-08-01), Ritchie
patent: 3920865 (1975-11-01), Läufer et al.
patent: 4705725 (1987-11-01), Glajch et al.
patent: 4771328 (1988-09-01), Malaviya et al.
patent: 5194333 (1993-03-01), Ohnaka et al.
patent: 5314845 (1994-05-01), Lee et al.
patent: 5364800 (1994-11-01), Joyner
patent: 5376595 (1994-12-01), Zupancic et al.
patent: 5470801 (1995-11-01), Kapoor et al.
patent: 5558718 (1996-09-01), Leung
patent: 5559367 (1996-09-01), Cohen et al.
patent: 5580429 (1996-12-01), Chan et al.
patent: 5628871 (1997-05-01), Shinagawa
patent: 5675187 (1997-10-01), Numata et al.
patent: 5688724 (1997-11-01), Yoon et al.
patent: 5858879 (1999-01-01), Chao et al.
patent: 5864172 (1999-01-01), Kapoor et al.
patent: 5874367 (1999-02-01), Dobson
patent: 5874745 (1999-02-01), Kuo
patent: 5882489 (1999-03-01), Bersin et al.
patent: 5904154 (1999-05-01), Chien et al.
patent: 5915203 (1999-06-01), Sengupta et al.
patent: 5930655 (1999-07-01), Cooney, III
patent: 5939763 (1999-08-01), Hao et al.
patent: 5989998 (1999-11-01), Sugahara et al.
patent: 6025263 (2000-02-01), Tsai et al.
patent: 6028015 (2000-02-01), Wang et al.
patent: 6037248 (2000-03-01), Ahn
patent: 6043145 (2000-03-01), Suzuki et al.
patent: 6043167 (2000-03-01), Lee et al.
patent: 6051073 (2000-04-01), Chu et al.
patent: 6051477 (2000-04-01), Nam
patent: 6054379 (2000-04-01), Yau
patent: 6063702 (2000-05-01), Chung
patent: 6066574 (2000-05-01), You et al.
patent: 6114259 (2000-09-01), Sukharev et al.
patent: 6147012 (2000-11-01), Sukharev et al.
patent: 6153524 (2000-11-01), Henley et al.
patent: 6204192 (2001-03-01), Zhao et al.
patent: 6215087 (2001-04-01), Akahori et al.
patent: 6232658 (2001-05-01), Catabay et al.
patent: 6346488 (2002-02-01), Kabansky
patent: 6346490 (2002-02-01), Catabay et al.
patent: 6350700 (2002-02-01), Schinella et al.
patent: 198 04 375 (1999-07-01), None
patent: 0 706 216 (1996-04-01), None
patent: 0 949 663 (1999-10-01), None
patent: 63003437 (1988-01-01), None
patent: 2000-267128 (2000-09-01), None
patent: WO99/41423 (1999-08-01), None
Sugahara, Satoshi, et al., “Chemical Vapor Deposition of CF3-Incorporated Silica Films for Interlayer Dielectric Application”, 1999 Joint International Meeting,Electrochemical Society Meeting Abstracts,
Allman Derryl D. J.
Bhatt Hemanshu D.
Saopraseuth Ponce
Le Vu A.
Luu Pho M.
Taylor John P.
LandOfFree
Process for forming a low k carbon-doped silicon oxide... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for forming a low k carbon-doped silicon oxide..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming a low k carbon-doped silicon oxide... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3096381