Process for fabricating ferroelectric integrated circuit

Details Process for fabricating ferroelectric integrated circuit Process for fabricating ferroelectric integrated circuit

1995-02-03

1995-11-14

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437919, 437947, H01L 2170, H01L 2700

Patent

active

054666295

ABSTRACT:
An oversize ferroelectric capacitor is located against the contact hole to the MOSFET source/drain in a DRAM. A barrier layer made of titanium nitride, titanium tungsten, tantalum, titanium, tungsten, molybdenum, chromium, indium tin oxide, tin dioxide, ruthenium oxide, silicon, silicide, or polycide lies between the ferroelectric layer and the source drain. The barrier layer may act as the bottom electrode of the ferroelectric capacitor, or a separate bottom electrode made of platinum may be used. In another embodiment in which the barrier layer forms the bottom electrode, an oxide layer less than 5 nm thick is located between the barrier layer and the ferroelectric layer and the barrier layer is made of silicon, silicide, or polycide. A thin silicide layer forms and ohmic contact between the barrier layer and the source/drain. The capacitor and the barrier layer are patterned in a single mask step. The ends of the capacitor are stepped or tapered. In another embodiment both the bottom and top electrode may be made of silicon, silicide, polycide or a conductive oxide, such as indium tin oxide, tin dioxide, or ruthenium oxide.

REFERENCES:
patent: 2695396 (1954-11-01), Anderson
patent: 4144591 (1979-03-01), Brody
patent: 4149301 (1979-04-01), Cook
patent: 4360896 (1982-11-01), Brody
patent: 4649406 (1987-03-01), Takemae et al.
patent: 5005102 (1991-04-01), Larson
patent: 5043049 (1991-08-01), Takenaka
patent: 5046043 (1991-09-01), Miller et al.
patent: 5099305 (1992-03-01), Takenaka
patent: 5119154 (1992-06-01), Gnadinger
patent: 5122923 (1992-06-01), Matsubara et al.
patent: 5170242 (1992-12-01), Stevens et al.
patent: 5229309 (1993-07-01), Kato
Scott, J. F., et al., "Integrated Ferroelectrics", Condensed Matter News, pp. 16-20, 1992.
Sanchez, et al., "Process Technology Developments For GaAs Ferroelectric Nonvolatile Memory", ISIF-91, 3rd International Symposium on Integrated Ferroelectrics, Apr. 1991, pp. 524-534.

Affiliated with

Also associated with

Rating

Process for fabricating ferroelectric integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for fabricating ferroelectric integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating ferroelectric integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1220662