Electrical computers and digital processing systems: support – Reconfiguration
Reexamination Certificate
2000-07-10
2002-11-05
Gaffin, Jeffrey (Department: 2182)
Electrical computers and digital processing systems: support
Reconfiguration
C710S120000, C712S015000, C712S223000, C713S001000
Reexamination Certificate
active
06477643
ABSTRACT:
FIELD OF THE INVENTION
The present invention is directed to a process for automatic dynamic reloading of data flow processors.
BACKGROUND INFORMATION
Programmable units presently used (DFPs, FPGAs—Field Programmable Gate Arrays) can be programmed in two different ways:
one-time only, i.e., the configuration can no longer be changed after programming. All configured elements of the unit perform the same function over the entire period during which the application takes place.
on site, i.e., the configuration can be changed after the unit has been installed by loading a configuration file when the application is started. Most units (in particular FPGA units) cannot be reconfigured during operation. For reconfigurable units, data usually cannot be further processed while the unit is being reconfigured, and the time required is very long.
Configuration data is loaded into programmable units through a hardware interface. This process is slow and usually requires hundreds of milliseconds due to the limited band width accessing the external memory where the configuration data is stored, after which the programmable unit is available for the desired/programmed function as described in the configuration file.
A configuration is obtained by entering a special bit pattern of any desired length into the configurable elements of the unit. Configurable elements can be any type of RAM cells, multiplexers, interconnecting elements or ALUs. A configuration string is stored in such an element, so that. the element preserves its configuration determined by the configuration string during the period of operation.
The existing methods and options present a series of problems, such as:
If a configuration in a DFP (see German Patent No. DE 44 16,881 A1) or an FPGA is to be modified, a complete configuration file must always be transmitted to the unit to be programmed, even if only a very small part of the configuration is to be modified.
As a. new configuration is being loaded, the unit can only continue to process data to a limited extent or not at all.
with the increasing number of configurable elements in each unit (in particular in FPGA units), the configuration files of these units also become increasingly large (several hundred Kbytes on average). Therefore it takes a very long time to configure a large unit and often makes it impossible to do it during operation or affects the function of the unit.
When a unit is partially configured during operation, a central logic entity. is always used, through which all reconfigurations are managed. This requires considerable communication and synchronization resources.
SUMMARY OF THE INVENTION
The present invention makes it possible to reconfigure a programmable unit considerably more rapidly. The present invention allows different configurations of a programmable unit to be used in a flexible manner during operation without affecting or stopping the operability of the programmable unit. Unit configuration changes are performed simultaneously, so they-are rapidly available without need for additional configuration data to be occasionally transmitted. The method can be- used with all types of configurable elements of a configurable unit and with all types of configuration data, regardless of the purpose for which they are provided within the unit.
The present invention makes it possible to overcome the static limitations of conventional units and to improve the utilization of existing configurable elements. By introducing a buffer storage device, a plurality of different functions can be performed on the same data.
In a programmable unit, there is a plurality of ring memories, i.e., memories with a dedicated address control, which, upon reaching the end of the memory, continues at the starting point, thus forming a ring. These ring memories have read-write access to configuration registers, i.e., the circuits that receive the configuration data, of the elements to be configured. Such a ring memory has a certain number of records, which are loaded with configuration data by a PLU as described in German Patent No. 44 16 881 A1. The architecture of the records is selected so that their data format corresponds to the configurable element(s) connected to the ring memory and allows a valid configuration to be set.
Furthermore, there is a read position pointer, which selects one of the ring memory records as the current read record. The read position pointer can be moved to any desired position/record within the ring memory using a controller. Furthermore there is a write position pointer, which selects one of the ring memory records as the current write record. The write position pointer can be moved to any desired position/record within the ring memory using a controller.
At run time, to perform reconfiguration, a configuration string can be transmitted into the element to be configured without the data requiring management by a central logic or transmission. By using. a plurality of ring memories, several configurable elements can be configured simultaneously.
Since a ring memory with its. complete controller can switch configurable cells between several configuration modes, it is referred to as a switching table.
REFERENCES:
patent: 4706216 (1987-11-01), Carter
patent: 4739474 (1988-04-01), Holsztynski et al.
patent: 4761755 (1988-08-01), Ardini et al.
patent: 4811214 (1989-03-01), Nosenchuck et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4901268 (1990-02-01), Judd
patent: 4967340 (1990-10-01), Dawes
patent: 5014193 (1991-05-01), Garner et al.
patent: 5015884 (1991-05-01), Agrawal et al.
patent: 5021947 (1991-06-01), Campbell et al.
patent: 5023775 (1991-06-01), Poret
patent: 5081375 (1992-01-01), Pickett et al.
patent: 5109503 (1992-04-01), Cruickshank et al.
patent: 5123109 (1992-06-01), Hillis
patent: 5125801 (1992-06-01), Nabity et al.
patent: 5128559 (1992-07-01), Steele
patent: 5142469 (1992-08-01), Weisenborn
patent: 5204935 (1993-04-01), Mihara et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5226122 (1993-07-01), Thayer et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5233539 (1993-08-01), Agrawal et al.
patent: 5247689 (1993-09-01), Ewert
patent: 5287472 (1994-02-01), Horst
patent: 5301284 (1994-04-01), Estes et al.
patent: 5301344 (1994-04-01), Kolchinsky
patent: 5303172 (1994-04-01), Magar et al.
patent: 5336950 (1994-08-01), Popli et al.
patent: 5347639 (1994-09-01), Rechtschaffen et al.
patent: 5361373 (1994-11-01), Gilson
patent: 5410723 (1995-04-01), Schmidt et al.
patent: 5418952 (1995-05-01), Morley et al.
patent: 5421019 (1995-05-01), Holsztynski et al.
patent: 5422823 (1995-06-01), Agrawal et al.
patent: 5426378 (1995-06-01), Ong
patent: 5430687 (1995-07-01), Hung et al.
patent: 5440245 (1995-08-01), Galbraith et al.
patent: 5440538 (1995-08-01), Olsen et al.
patent: 5442790 (1995-08-01), Nosenchuck
patent: 5444394 (1995-08-01), Watson et al.
patent: 5448186 (1995-09-01), Kawata
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457644 (1995-10-01), McCollum
patent: 5465375 (1995-11-01), Thepaut et al.
patent: 5473266 (1995-12-01), Ahanin et al.
patent: 5473267 (1995-12-01), Stansfield
patent: 5475583 (1995-12-01), Bock et al.
patent: 5475803 (1995-12-01), Stearns et al.
patent: 5475856 (1995-12-01), Kogge
patent: 5483620 (1996-01-01), Pechanek et al.
patent: 5485103 (1996-01-01), Pedersen et al.
patent: 5485104 (1996-01-01), Agrawal et al.
patent: 5489857 (1996-02-01), Agrawal et al.
patent: 5491353 (1996-02-01), Kean
patent: 5493239 (1996-02-01), Zlotnick
patent: 5497498 (1996-03-01), Taylor
patent: 5506998 (1996-04-01), Kato et al.
patent: 5510730 (1996-04-01), El Gamal et al.
patent: 5511173 (1996-04-01), Yamaura et al.
patent: 5513366 (1996-04-01), Agarwal et al.
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5522083 (1996-05-01), Gove et al.
patent: 5532693 (1996-07-01), Winters et al.
patent: 5532957 (1996-07-01), Malhi
patent: 5535406 (1996-07-01), Kolchinsky
patent: 5537057 (1996-07-01), Leong et al.
patent: 5537601 (1996-07-01), Kimura et al.
patent: 5541530 (1996-07-01), Cliff et al.
patent: 5544336
Münch Robert
Vorbach Martin
Gaffin Jeffrey
Kenyon & Kenyon
Mia Rijue
PACT GmbH
LandOfFree
Process for automatic dynamic reloading of data flow... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for automatic dynamic reloading of data flow..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for automatic dynamic reloading of data flow... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2985693