Process ESD protection devices for use with antifuses

Details Process ESD protection devices for use with antifuses Process ESD protection devices for use with antifuses

1996-10-01

1999-06-15

Niebling, John

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

438131, 438467, 257 50, 257530, H01L 2144

Patent

active

059131373

ABSTRACT:
A process electrostatic discharge ("ESD") protection device is incorporated on a chip with the antifuses that it is designed to protect and is formed as close in time as possible to the deposition of the antifuse material layer (the layer being protected) so that ESD protection is available at all practical stages of processing. According to a first aspect of the invention, an ESD protection device is formed by exposing edges of an antifuse bottom electrode during the antifuse cell open mask/etch step. It is biased on during processing. A sharp corner of the electrode and a deep aspect ratio provide degrade antifuse performance for the protection cell (resulting in reduced breakdown voltage and increased leakage current) and, as designed, the protection cell will rupture before other cells because it has a lower breakdown voltage. Once the protection cell ruptures, it will continue to conduct and protect other antifuses from ESD damage. When processing is complete, the protection cell is biased off and has no effect on the remaining antifuses. According to a second aspect of the present invention, a deep valley topography is created under a bottom electrode of the protection cell. Because the cell is deeper than the other antifuse cells while retaining the same cell opening size, the step coverage within the protection cell will be reduced and the protection cell will have a lower breakdown voltage than the regular antifuse cells formed with it. In all other respects, it operates as set forth regarding the first aspect of the invention.

REFERENCES:
patent: 3634929 (1972-01-01), Yoshida et al.
patent: 3787822 (1974-01-01), Rioult
patent: 4072976 (1978-02-01), Harari
patent: 4420820 (1983-12-01), Preedy
patent: 4599705 (1986-07-01), Holmberg et al.
patent: 4651409 (1987-03-01), Ellsworth et al.
patent: 4748490 (1988-05-01), Hollingsworth
patent: 4751197 (1988-06-01), Wills
patent: 4786956 (1988-11-01), Puar
patent: 4796075 (1989-01-01), Whitten
patent: 4821096 (1989-04-01), Maloney
patent: 4822753 (1989-04-01), Pintchovski et al.
patent: 4823181 (1989-04-01), Mohsen et al.
patent: 4829350 (1989-05-01), Miller
patent: 4847732 (1989-07-01), Stopper et al.
patent: 4851364 (1989-07-01), Yatsuda et al.
patent: 4862243 (1989-08-01), Welch et al.
patent: 4866001 (1989-09-01), Pickett et al.
patent: 4868138 (1989-09-01), Chan et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4899205 (1990-02-01), Hamdy et al.
patent: 4912066 (1990-03-01), Wills
patent: 4914055 (1990-04-01), Gordon
patent: 4933576 (1990-06-01), Tamamura et al.
patent: 4941028 (1990-07-01), Chen et al.
patent: 4943538 (1990-07-01), Mohsen et al.
patent: 5070384 (1991-12-01), McCollum et al.
patent: 5100827 (1992-03-01), Lytle
patent: 5111262 (1992-05-01), Chen et al.
patent: 5120679 (1992-06-01), Boardman et al.
patent: 5134457 (1992-07-01), Hamdy et al.
patent: 5163180 (1992-11-01), Eltoukhy et al.
patent: 5166556 (1992-11-01), Hsu et al.
patent: 5171715 (1992-12-01), Husher et al.
patent: 5191550 (1993-03-01), Kubota
patent: 5196724 (1993-03-01), Gordon et al.
patent: 5208177 (1993-05-01), Lee
patent: 5233206 (1993-08-01), Lee et al.
patent: 5233217 (1993-08-01), Dixit et al.
patent: 5248632 (1993-09-01), Tung et al.
patent: 5266829 (1993-11-01), Hamdy et al.
patent: 5290734 (1994-03-01), Boardman et al.
patent: 5300456 (1994-04-01), Tigelaar et al.
patent: 5322812 (1994-06-01), Dixit et al.
patent: 5329153 (1994-07-01), Dixit
patent: 5341267 (1994-08-01), Whitten et al.
patent: 5353246 (1994-10-01), Tsang et al.
patent: 5477414 (1995-12-01), Li et al.
patent: 5498895 (1996-03-01), Chen
patent: 5527745 (1996-06-01), Dixit et al.
patent: 5571741 (1996-11-01), Leedy
patent: 5610790 (1997-03-01), Staab et al.
patent: 5623387 (1997-04-01), Li et al.
patent: 5656534 (1997-08-01), Chen et al.
patent: 5661056 (1997-08-01), Takeuchi
patent: 5689133 (1997-11-01), Li et al.
patent: 5693556 (1997-12-01), Cleeves
patent: 5763898 (1998-06-01), Forouhi et al.
Chen, et al., "A Sublithographic Antifuse Structure for Field-Programmable Gate Array Applications," IEEE Electronic Device Letters, vol. 13, No. 1, pp. 53-55, 1992.
Gordon, et al., "Conducting Filament of the Programmed Metal Electrode Amorphous Silicon Antifuse," IEEE 1993, pp. 27-30.
Rountree, Robert, "ESD Protection for Submicron CMOS Circuits: Issues and Solutions," Proceedings of the Electron Devices Meeting (Dec. 11-14, 1988) San Francisco, CA.

Affiliated with

Also associated with

Rating

Process ESD protection devices for use with antifuses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process ESD protection devices for use with antifuses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process ESD protection devices for use with antifuses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-409976