Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2008-10-02
2011-10-25
Yu, Jae (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S154000, C711S161000, C711S162000, C711S165000
Reexamination Certificate
active
08046530
ABSTRACT:
An embodiment of the invention relates to a nonvolatile mass storage device such as a flash memory device formed with erase blocks partitioned into memory management blocks. An erase block is identified containing at least a minimum number of management blocks marked invalid, from which data is copied, merged, and stored in a new management block. The erase block is then erased. Erase blocks containing at least the minimum number of invalid management blocks may be erased until a minimum amount of management blocks is free. Alternatively, all erase blocks containing at least the minimum number of invalid management blocks may be erased. A management table listing the number of invalid management blocks in erase blocks may be included in the mass storage device. Preferably, the new management block for storage of the merged data is located in an erase block different from the identified erase block.
REFERENCES:
patent: 2003/0041210 (2003-02-01), Keays
Infineon - Technologies AG
Slater & Matsil L.L.P.
Yu Jae
LandOfFree
Process and method for erase strategy in solid state disks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process and method for erase strategy in solid state disks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process and method for erase strategy in solid state disks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4290929