Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2005-01-04
2005-01-04
Ray, Gopal C. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S100000, C710S316000, C710S037000, C370S388000
Reexamination Certificate
active
06839795
ABSTRACT:
A matrix of routing cells forming a cross-bar decoder (70). Signal triplets (84, 86, 88) coupled to the cross-bar decoder (70) are assigned a priority. A register (50) provide outputs to the cross-bar decoder (70) to either activate or deactivate routing of the triplet signals (84, 86,88) through the cross-bar decoder (70). The routing cells (72-82) are arranged in a matrix of columns and rows, where the triplet signals are applied to the row routing cells (72, 74, 76) and are extracted at the column routing cells (76, 80, 82). When a routing cell in a row is enabled to couple signals to an output, it disables all other lower priority routing cells in its column so that they cannot route signals to that output. Based on the automatic disabling of routing cells by others, the signals ripple through the cross-bar decoder (70) until all high priority I/O pins are used. The outputs of the cross-bar decoder (70) are coupled to respective I/O pins (170, 172, 174) by way of respective driver circuits (212, 216, 236).
REFERENCES:
patent: 3783192 (1974-01-01), Takahashi
patent: 3984819 (1976-10-01), Anderson
patent: 4380065 (1983-04-01), Hirtle et al.
patent: 4663620 (1987-05-01), Paul et al.
patent: 4706240 (1987-11-01), Payne, III
patent: 4799260 (1989-01-01), Mandell et al.
patent: 4807183 (1989-02-01), Kung et al.
patent: 4928260 (1990-05-01), Chuang et al.
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 5046098 (1991-09-01), Mandell et al.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5313590 (1994-05-01), Taylor
patent: 5392446 (1995-02-01), Tower et al.
patent: 5428750 (1995-06-01), Hsieh et al.
patent: 5444705 (1995-08-01), Olnowich et al.
patent: 5511222 (1996-04-01), Shiba et al.
patent: 5555397 (1996-09-01), Sasama et al.
patent: 5559971 (1996-09-01), Hsieh et al.
patent: 5603061 (1997-02-01), Hilley et al.
patent: 5949982 (1999-09-01), Frankeny et al.
patent: 6314487 (2001-11-01), Hahn et al.
patent: 6420990 (2002-07-01), Voelkel
patent: 6490213 (2002-12-01), Mu et al.
patent: 6507581 (2003-01-01), Sgammato
patent: 6763418 (2004-07-01), Chou et al.
M. Morris Mano, Computer System Architecture, Prentice-Hall, Inc., 1982, 2nd Ed., pp 454-458.*
Krishna et al., On teh Speedup Required for Work-Conserving Crossbar Switches, IEEE, 1999.*
Janusz Sosnowski, Testing Crossbar Switch Interconnection Networks, IEEE, 1993.
Alfano Donald E.
Allred Danny J.
Fernald Kenneth W.
Howison & Arnott , L.L.P.
King Justin
Ray Gopal C.
Silicon Labs CP Inc.
LandOfFree
Priority cross-bar decoder does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Priority cross-bar decoder, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Priority cross-bar decoder will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3378685