Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1998-04-27
2000-09-12
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710240, G06F 1314
Patent
active
061191884
ABSTRACT:
A method and associated arrangement for use in priority allocation in a bus interconnected digital multi-module system are disclosed. The modules are configured for requesting the use of the bus with each module being granted its request based upon its priority. During the operation of the system, a set of priorities is established such that the number of priorities is equal to the number of modules in the system. Each module is assigned to an initial priority. During the operation of the system, modules may be reassigned to a priorities which are different than their initial priorities. In addition, the priorities may be grouped in an initial group arrangement which may be reconfigured. The group arrangement may be reconfigured in any desired manner. Also, provisions are made for refusing a grant to a module even though that module possesses the highest priority among requesting modules.
REFERENCES:
patent: 4814974 (1989-03-01), Narayanan et al.
patent: 5621897 (1997-04-01), Boury et al.
patent: 5634060 (1997-05-01), Jennings
patent: 5640519 (1997-06-01), Langendorf et al.
patent: 5758105 (1998-05-01), Kelley et al.
patent: 5862355 (1999-01-01), Logsdon
patent: 5901146 (1999-05-01), Upp
patent: 5926628 (1999-07-01), Tran et al.
patent: 5931931 (1999-08-01), Nguyen
Lincoln Bradford Clark
Sheafor Stephen James
Wei James Yuan
Fusion MicroMedia Corp.
Pritzkau Michael
Shear Stephen C.
Sheikh Ayaz R.
Vo Tim
LandOfFree
Priority allocation in a bus interconnected discrete and/or inte does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Priority allocation in a bus interconnected discrete and/or inte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Priority allocation in a bus interconnected discrete and/or inte will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-105781