Electrical computers and digital processing systems: virtual mac – Task management or control – Batch or transaction processing
Reexamination Certificate
2000-06-30
2004-11-02
Banankhah, Majid A. (Department: 2127)
Electrical computers and digital processing systems: virtual mac
Task management or control
Batch or transaction processing
C718S103000, C710S112000, C710S113000, C710S120000, C710S107000
Reexamination Certificate
active
06813767
ABSTRACT:
BACKGROUND
1. Field of the Invention
This invention relates to microprocessors. In particular, the invention relates to chipsets.
2. Description of Related Art
Advances in microprocessor technology has led to development of many high-performance chipsets with highly integrated architectures. Host bridge chipsets to interface to buses such as peripheral component interconnect (PCI) provide many advanced functionalities to support various platform configurations, including multi-master systems.
However, there are many applications that need efficient techniques to handle different types of transactions. These applications include phase-sensitive real time applications (e.g., variable bit rate multimedia or fixed rate audio), fiber channel disk controllers, or high performance network interface devices (e.g., Gigabit Ethernet). One difficulty with PCI is determining what packets require expedited service. High-performance disk reads and network frame transfers usually require lots of bandwidth. Devices supporting these functions usually have a mixture of memory access commands including short reads and burst transfer sequences. Existing chipsets do not provide support for this kind of transactional behavior.
Therefore, there is a need to have an efficient technique to handle transaction requests having different characteristics.
REFERENCES:
patent: 5615343 (1997-03-01), Sarangdhar et al.
patent: 5860159 (1999-01-01), Hagersten
patent: 5937171 (1999-08-01), Sarangdhar et al.
patent: 5958019 (1999-09-01), Hagersten et al.
patent: 5983326 (1999-11-01), Hagersten et al.
patent: 6012118 (2000-01-01), Jayakumar et al.
patent: 6108735 (2000-08-01), Pawlowski
patent: 6247102 (2001-06-01), Chin et al.
patent: 6260091 (2001-07-01), Jayakumar et al.
patent: RE38388 (2004-01-01), Sarangdhar et al.
Banankhah Majid A.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
LandOfFree
Prioritizing transaction requests with a delayed transaction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Prioritizing transaction requests with a delayed transaction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prioritizing transaction requests with a delayed transaction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3355672