Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-02-03
2008-08-12
Whitmore, Stacy A (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
07412683
ABSTRACT:
A printed wiring board design method including the steps of designing placement and wiring for circuit components based on circuit information on a mounting surface of the board; excluding a placement region and a wiring region for the circuit components from the mounting surface to thereby calculate a placement and wiring enable region for an EMC component in which the EMC component can be placed and wiring can be laid down; and calculating the placement and wiring range for the EMC component based on an EMC design rule from the calculated placement and wiring enable region for the EMC component. Thus, a printed wiring board design method is provided in which placement of and wiring for a new bypass capacitor or the like can be implemented and a region satisfying restraint items from the design rule can be clearly displayed as a new input enable region on a CAD screen.
REFERENCES:
patent: 5247455 (1993-09-01), Yoshikawa
patent: 5657242 (1997-08-01), Sekiyama et al.
patent: 5745371 (1998-04-01), Shouen
patent: 6232154 (2001-05-01), Reith et al.
patent: 6434730 (2002-08-01), Ito et al.
patent: 6477694 (2002-11-01), Irino et al.
patent: 6557154 (2003-04-01), Harada et al.
patent: 6625791 (2003-09-01), Bobba et al.
patent: 6629302 (2003-09-01), Miura et al.
patent: 6691296 (2004-02-01), Nakayama et al.
patent: 6938231 (2005-08-01), Yoshida et al.
patent: 7114132 (2006-09-01), Yaguchi
patent: 2001/0034875 (2001-10-01), Nakayama et al.
patent: 2002/0157067 (2002-10-01), Yaguchi
patent: 2004/0015804 (2004-01-01), Nakayama et al.
patent: 2004/0064800 (2004-04-01), Korobkov
patent: 2004/0073880 (2004-04-01), Yoshida et al.
patent: 2004/0073881 (2004-04-01), Nassif et al.
patent: 5-205011 (1993-08-01), None
patent: 2000-67089 (2000-03-01), None
patent: 2001-125943 (2001-05-01), None
patent: 2002-16337 (2002-01-01), None
patent: 2003-6260 (2003-01-01), None
patent: 2003-44541 (2003-02-01), None
patent: 2004-258756 (2004-09-01), None
“Decoupling Associativity Rules Coding”, IBM Technical Disclosure Bulletin, IBM Corp., New York, US, vol. 38, No. 2, Feb. 1, 1995, p. 397, XP000502517.
Chinese Office Action (in English language) issued Sep. 21. 2007.
Fusayasu Hirotsugu
Hamada Seiji
Irikiin Miyoko
Mimura Shoichi
Matsushita Electric - Industrial Co., Ltd.
Wenderoth , Lind & Ponack, L.L.P.
Whitmore Stacy A
LandOfFree
Printed wiring board design method, program therefor,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Printed wiring board design method, program therefor,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Printed wiring board design method, program therefor,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4008461