Static information storage and retrieval – Read/write circuit
Patent
1989-01-12
1992-01-21
Bowler, Alyssa H.
Static information storage and retrieval
Read/write circuit
3652257, 365228, G11C 700, G11C 1602, G11C 1300
Patent
active
050832930
ABSTRACT:
An integrated circuit chip in which alteration of secure data stored in a predetermined location of a memory on the chip may be prevented. In one embodiment, the chip includes a memory having a plurality of memory locations, with a predetermined location being for the storage of unalterable secure data; a memory control logic circuit coupled to the memory by an address bus for causing data to be stored in locations of the memory indicated by address signals provided on the address bus; a fuse element having an initial state and an irreversibly altered state; means coupled to the fuse element for irreversibly altering the state of the fuse element in response to a predetermined control signal; and a decoder coupled to the fuse element, the memory control circuit and the address bus for monitoring the state of the fuse element and said address signals, and for preventing the memory control circuit from causing data to be stored in the predetermined memory location after the state of the fuse element has been altered irreversibly whenever the predetermined memory location is indicated by an address signal on the address bus. In another embodiment, the chip, includes a first memory having a plurality of memory locations, with a predetermined location being for the storage of unalterable secure data; a second memory; means for enabling a data pattern to be stored in the second memory; a memory control logic circuit coupled to the first and second memories for causing data to be stored in the predetermined location of the first memory in response to a write signal whenever the second memory contains a predetermined data pattern; means coupled to the second memory for enabling the contents of the second memory to be erased; a fuse element having an initial state and an irreversibly altered state; and means coupled to the fuse element for irreversibly altering the state of the fuse element in response to a predetermined control signal; wherein the fuse element is coupled to the means for enabling a data pattern to be stored in the second memory so as to enable said data pattern storage only prior to the state of the fuse element being irreversibly altered.
REFERENCES:
patent: 4687951 (1987-08-01), McElroy
patent: 4744062 (1988-05-01), Nakamura et al.
patent: 4796235 (1989-01-01), Sparks et al.
patent: 4821240 (1989-04-01), Nakamura et al.
patent: 4833650 (1989-05-01), Hirayama et al.
Gilberg Robert C.
Moroney Paul
Shumate William A.
Bowler Alyssa H.
Callan Edward W.
General Instrument Corporation
LandOfFree
Prevention of alteration of data stored in secure integrated cir does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Prevention of alteration of data stored in secure integrated cir, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prevention of alteration of data stored in secure integrated cir will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-120546