Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Patent
1996-05-03
1998-09-08
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
438596, 438683, H01L 21285
Patent
active
058044990
ABSTRACT:
A process which prevents abnormal WSi.sub.x oxidation during subsequent LPCVD insulator deposition and gate sidewall oxidation, uses an in-situ deposition of a thin amorphous silicon layer on top of the tungsten silicide as well as the deposition of an amorphous spacer after gate stack patterning, respectively.
REFERENCES:
patent: 2836935 (1958-06-01), Stanworth et al.
patent: 3765953 (1973-10-01), Chevillon et al.
patent: 4128670 (1978-12-01), Gaenssien
patent: 4972250 (1990-11-01), Omori et al.
patent: 5183770 (1993-02-01), Ayukawa et al.
patent: 5326989 (1994-07-01), Muragishi
patent: 5350698 (1994-09-01), Huang et al.
patent: 5441914 (1995-08-01), Taft et al.
S. Wolf & R.N. Tauber, "Silicon Processing for the VLSI Era" vol. 1, p. 520, 1986.
Dehm Christine
Stengl Reinhard J.
Timme Hans-Joerg
Bowers Jr. Charles L.
Paschburg Donald B.
Radomsky Leon
Siemens Aktiengesellschaft
LandOfFree
Prevention of abnormal WSi.sub.x oxidation by in-situ amorphous does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Prevention of abnormal WSi.sub.x oxidation by in-situ amorphous , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prevention of abnormal WSi.sub.x oxidation by in-situ amorphous will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1281760