Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Encapsulating
Patent
1996-01-24
1998-10-06
Niebling, John
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Encapsulating
438126, H01L 2156
Patent
active
058175458
ABSTRACT:
A new method and device to encapsulate integrated circuits such as flip chips and BGA packages. A special mold to surrounds the chip to be encapsulated in a cavity, and the encapsulant is injected into the cavity at an elevated pressure, and possibly at an elevated temperature. This shortens the cavity filling time by two or three orders of magnitude, compared to the conventional dispensing process. The reliability of the package is increased by increasing the adhesion of encapsulant to the package, by controlling fillet shape through in-mold curing, and by completely filling the cavity through proper mold design and, optionally, evacuation of the cavity prior to injection. The invention also allows the use of a wider range of encapsulants, including highly viscous material, fast curing materials and reworkable materials.
REFERENCES:
patent: 5082615 (1992-01-01), Sakai
patent: 5203076 (1993-04-01), Banerji et al.
patent: 5218234 (1993-06-01), Thompson et al.
patent: 5244838 (1993-09-01), Casati et al.
patent: 5275546 (1994-01-01), Fierkens
patent: 5381599 (1995-01-01), Hall
patent: 5385869 (1995-01-01), Liu et al.
patent: 5450283 (1995-09-01), Lin et al.
patent: 5512232 (1996-04-01), Addeo et al.
patent: 5570272 (1996-10-01), Variot
patent: 5589714 (1996-12-01), Howard
patent: 5609889 (1997-03-01), Weber
Dion, J. et al, 1994, Material and Reliability Condsiderations for Anisotropically Conductive Adhesive Based Interconnections, Mat. Res. Soc. Symp., Proc. 323, Pittsburgh, PA. No month.
Giesler, J., et al, 1994, Flip Chip on Board Connection Technology: Process Characterization and Reliability, IEEE CPMT, pt. B, v. 17, 256-263. No month.
Machuga, S.C. et al, 1992, Encapsulation of Flip Chip Structures, IEEE/CHMT Symposium, p. 53, No month.
Miller, L.F., 1969, Controlled Collapse Reflow Chip Joining, IBM j of Res and Dev., V. 13, 239-250 No month.
Nakano, F., et al, 1987, Resin Insertion Effect On Thermal Cycle Resistivity of Flip-Chip Mounted LSI Devices, ISHM, Conf., 536-541 No month.
O'Malley, G. et al., 1994, The Importance of Material Selection for Flip Chip On Board Assemblies, IEEE CPMT, Pt. B. v. 17, 248 No month.
Suryanarayana, D. et al, 1991, Enhancement of Flip Chip Fatigue Life by Encapsulation, IEEE CHMP, 14, 218-223 No month.
Suryanarayana, D. et al, 1993, Encapsulants used in Flip-Chip Package, 43 rd ECTC, Orlando, FL.
Tummala, R. et al, 1989, Microelectronics Packaging Handbook, Van Nostrand Reinhold, NY No month.
Han Sejin
Wang Kuo K.
Cornell Research Foundation Inc.
Niebling John
Turner Kevin F.
LandOfFree
Pressurized underfill encapsulation of integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pressurized underfill encapsulation of integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pressurized underfill encapsulation of integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-76512