Prefetching hints

Details Prefetching hints Prefetching hints

2006-10-24

2006-10-24

Portka, Gary (Department: 2188)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S213000, C711S128000, C711S137000

Reexamination Certificate

active

07127586

ABSTRACT:
A processor capable of executing prefetching instructions containing hint fields is provided. The hint fields contain a first portion which enables the selection of a destination indicator for refill operations, and a second portion which identifies a destination.

REFERENCES:
patent: 3898624 (1975-08-01), Tobias
patent: 4928239 (1990-05-01), Baum et al.
patent: 5091851 (1992-02-01), Shelton et al.
patent: 5396604 (1995-03-01), DeLano et al.
patent: 5454091 (1995-09-01), Sites et al.
patent: 5499355 (1996-03-01), Krishnamohan et al.
patent: 5511178 (1996-04-01), Takeda et al.
patent: 5530958 (1996-06-01), Agarwal et al.
patent: 5548739 (1996-08-01), Yung
patent: 5553255 (1996-09-01), Jain et al.
patent: 5603004 (1997-02-01), Kurpanek et al.
patent: 5732242 (1998-03-01), Mowry
patent: 5737750 (1998-04-01), Kumar et al.
patent: 5784711 (1998-07-01), Chi
patent: 5812996 (1998-09-01), Rubin et al.
patent: 5822757 (1998-10-01), Chi
patent: 5835948 (1998-11-01), Olarig et al.
patent: 5933860 (1999-08-01), Emer et al.
patent: 6167509 (2000-12-01), Sites et al.
patent: 6594728 (2003-07-01), Yeager
Cocke et al., “The evolution of RISC technology at IBM,”IBM J. Res. Develop, (1990) 34:4-11.
Bakoglu et al., “The IBM RISC System/6000 processor: Hardware overview,”IBM J. Res. Develop, (1990) 34:12-22.
Oehler et al., “IBM System/6000 processor architecture,”IBM J. Res. Develop, (1990) 34:23-36.
Lam et al., “The Cache Performance and Optimizations of Blocked Algorithms,”Fourth Intern. Conf. on Architectural Support for Programming Languages and Operating Systems, Palo Alto, CA, Apr. 9-11, 1991, pp. 1-12.
Chi et al., “Compiler Driven Data Cache Prefetching for High Performance Computers,”IEEE, New York, NY, vol. 1, pp. 274-278 (Aug. 1994).
Mowry,Tolerating Latency Through Software-Controlled Data Prefetching, Stanford University Dissertation (Mar. 1994).
Mowry,Tolerating Latency Through Software-Controlled Data Prefetching, (Slides from Thesis Defense of Todd C. Mowry, Jul. 15, 1993), 13 pages.
http://www.db.stanford.edu/TR/CSL-TR-94-628.html, Todd C. Mowry, (Jun. 1994)Stanford University, Computer Systems Laboratory, “Tolerating Latency Through Software-Controlled Data Prefetching”.
Silicon Graphics Computer Systems, MIPS Technologies, Incorporated, 2011 N. Shoreline Blvd., Mountain View, CA 94039, “MIPS IV Instruction Set,” (Jan. 1994) pp. A107, A108, B-82 and B-83.

Affiliated with

Also associated with

Rating

Prefetching hints does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Prefetching hints, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prefetching hints will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3663725