Prefetch system for memory controller

Details Prefetch system for memory controller Prefetch system for memory controller

1999-08-03

2003-07-15

Bragdon, Reginald G. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S118000, C711S154000, C711S204000, C711S213000, C712S207000, C712S237000

Reexamination Certificate

active

06594730

ABSTRACT:

BACKGROUND
The present invention relates to a prefetch queue for use in a memory controller chipset.
As is known, modern computer systems may include a memory controller that controls access of other agents, such as microprocessors or peripheral components, to system memory. The memory controller may communicate with the other agents via one or more communication buses. Different bus protocols may be used for the different buses.
A memory controller is a transaction processing system that typically interfaces to a memory array. The memory array includes a plurality of memory entries that store data. The transaction controller receives requests for data operations that are posted on one or more communication buses, determines which can be satisfied from the memory array and performs the data requests. Data requests include requests from an agent for data to be read from or written to the memory array.
Memory arrays are bandwidth limited. The bandwidth limitation constrains the rate at which data may be read from the array to an agent in response to a transaction request. The memory array introduces undesirable latency to such requests. Accordingly, there is a need in the art for a memory control system that reduces latency of read requests posted to memory arrays.
SUMMARY
An embodiment of the present invention provides a memory controller that includes an arbiter, a prefetch cache in communication with the arbiter, and a prefetch queue in communication with the prefetch cache.


REFERENCES:
patent: 5586294 (1996-12-01), Goodwin et al.
patent: 5652858 (1997-07-01), Okada et al.
patent: 5701426 (1997-12-01), Ryan
patent: 5740399 (1998-04-01), Mayfield et al.
patent: 5745732 (1998-04-01), Cherukuri et al.
patent: 5761706 (1998-06-01), Kessler et al.
patent: 5933616 (1999-08-01), Pecone et al.
patent: 5958040 (1999-09-01), Jouppi
patent: 6085263 (2000-07-01), Sharma et al.
patent: 6085291 (2000-07-01), Hicks et al.
patent: 6145062 (2000-11-01), Chittor et al.
patent: 6148350 (2000-11-01), Chen et al.
patent: 6216208 (2001-04-01), Greiner et al.
Palacharla, S., et al, “Evaluating Stream Buffers as a Secondary Cache Replacement”IEEE, 1063-6897/94, pp. 24-33.
Jouppi, Norman, et al, “Tradeoffs in Two-Level On-Chip Caching”,IEEE, 1063-6897/94, pp. 34-45.

Affiliated with

Also associated with

Rating

Prefetch system for memory controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Prefetch system for memory controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prefetch system for memory controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3011879