Predictive translation of a data address utilizing sets of assoc

Details Predictive translation of a data address utilizing sets of assoc Predictive translation of a data address utilizing sets of assoc

1996-07-12

1999-04-13

Lane, Jack A.

Electrical computers and digital processing systems: memory

Address formation

Address mapping

G06F 1210

Patent

active

058939300

ABSTRACT:
A method for performing predictive translation of a data address in a computer processing system includes organizing a translation lookaside buffer in a set associative manner having each set associated with multiple entries, wherein the multiple entries store consecutively ordered selections. Further, the method includes selecting a set of entries in the translation lookaside buffer in response to a base operand for the predictive translation. The method also includes comparing each entry in the selected set with an input address for determining whether or not the predictive translation failed. The method further includes the step of adding the base operand with an offset operand to produce the effective address. A system in accordance with the present invention includes effective address generation logic, including a base operand register to hold a base operand, and a translation lookaside buffer, translation lookaside buffer. The translation lookaside buffer includes a multiple number of entries organized in a set associative manner to map a desired number of consecutive pages into a single set, and coupled to the effective address generation logic to utilize selected bits of the base operand for selection of a set of entries and for comparing each entry in the selected set with an input address for determining whether or not the predictive translation failed.

REFERENCES:
patent: 4727484 (1988-02-01), Saito
patent: 4849876 (1989-07-01), Ozawa et al.
patent: 4980816 (1990-12-01), Fukuzawa et al.
patent: 5129068 (1992-07-01), Watanabe et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5148528 (1992-09-01), Fite et al.
patent: 5148530 (1992-09-01), Joyce et al.
patent: 5148538 (1992-09-01), Celtruda et al.
patent: 5168571 (1992-12-01), Hoover et al.
patent: 5179674 (1993-01-01), Williams et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5251306 (1993-10-01), Tran
patent: 5278963 (1994-01-01), Hattersley et al.
patent: 5335333 (1994-08-01), Hinton et al.
patent: 5367656 (1994-11-01), Ryan
patent: 5377336 (1994-12-01), Eickemeyer et al.
patent: 5390307 (1995-02-01), Yoshida
patent: 5392410 (1995-02-01), Liu
patent: 5394529 (1995-02-01), Brown, III et al.
patent: 5404467 (1995-04-01), Saba et al.
patent: 5418922 (1995-05-01), Liu
IBM Technical Disclosure Bulletin, Mechanism for Checking Parity and Error Checking and Correction Functions in Processing and Processor-Linked Subsystems, May 1979, vol. 21 No. 12, pp. 4871-4877.
IBM Technical Disclosure Bulletin, High-Speed Real-Time Event Processor, Jul. 1987, vol. 30 No. 2, pp. 632-634.
IBM Technical Disclosure Bulletin, Look-up for Logical Address-Based Cache Directory, Oct. 1991, vol. 34 No. 5, pp. 204-207.
IBM Technical Disclosure Bulletin, C-Segment Handling with Randomization of DLAT Entry Selection with STOs, Aug. 1990, vol. 33, No. 3B, pp. 61-62.
IBM Technical Disclosure Bulletin, Logical Directory for Real Address-Based Cache, Jun. 1993, vol. 36, No. 06B, pp. 313-318.
Ogden, Deene, Kuttanna, Belli, Loper, Albert J., Mallick, Soummya, and Putrino, Michael, IBM Corporation & MotorolaInc., Somerset Design Center, A PowerPC Microprocessor for the Portable Market, Jan. 1995,pp. 1-4.
Levitan, D.; Thomas, T.; and Tu, P.; The PowerPC 620 Microprocessor: A High performance Superscalar RISC Microprocessor, Motrola & IBM, Somerset Dsign Center, 8 pages.
Allen, M.; and Lewchuck, W.; A Pipelined, Weakly-Ordered Bus for Multi-Processing Systems, Somerset Design Center, Motorola Inc,. IBM, pp. 1-8.
Yuan, J.; Taborn, M.; Lee, D.; and Tsay, A.; PowerPC 620 in Distributed Computing, Somerset Design Center, Motorola Inc., IBM, 7 pages.
Braithwaite, Using The PowerPC Microprocessor for Power-managed Systems, IBM Microelectronics Division, pp. 1-11.
Peng, C.; Peterson, T.; and Clark,R.; The PowerPC Architecture: 64-bit Power with 32-bit Compatibility, Motorola Inc.,IBM Corporation, 1-9.

Affiliated with

Also associated with

Rating

Predictive translation of a data address utilizing sets of assoc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Predictive translation of a data address utilizing sets of assoc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Predictive translation of a data address utilizing sets of assoc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-223050