Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Testing or evaluating
Reexamination Certificate
2011-07-12
2011-07-12
Garbowski, Leigh Marie (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Testing or evaluating
C716S108000, C716S113000, C716S117000
Reexamination Certificate
active
07979834
ABSTRACT:
A computer-implemented method of predicting timing characteristics within a semiconductor device can include determining configuration information for the semiconductor device and determining a measure of timing degradation for data signals of the semiconductor device according to the configuration information. The measure of timing degradation for the data signals can be output.
REFERENCES:
patent: 5418789 (1995-05-01), Gersbach et al.
patent: 5974247 (1999-10-01), Yonezawa
patent: 6795802 (2004-09-01), Yonezawa et al.
patent: 7058921 (2006-06-01), Hwang et al.
patent: 7139691 (2006-11-01), Duong
patent: 7225420 (2007-05-01), Cress
patent: 7299439 (2007-11-01), Slonim et al.
patent: 7328420 (2008-02-01), Datta et al.
patent: 7359843 (2008-04-01), Keller et al.
patent: 7428717 (2008-09-01), Duong
patent: 7559046 (2009-07-01), Datta et al.
patent: 7562323 (2009-07-01), Bai et al.
patent: 7788620 (2010-08-01), Xue et al.
patent: 2004/0078175 (2004-04-01), Shaw et al.
Buckwalter et al., “Synchronization Design of a Coupled Phase-Locked Loop”, IEEE Trans. on Microwave Theory and Techniques, vol. 51, No. 3, Mar. 2003, pp. 952-960.
U.S. Appl. No. 12/018,055, filed Jan. 22, 2008, Duong.
Cuenot Kevin T.
Garbowski Leigh Marie
Xilinx , Inc.
LandOfFree
Predicting timing degradations for data signals in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Predicting timing degradations for data signals in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Predicting timing degradations for data signals in an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2730917