Precharge suggestion

Details Precharge suggestion Precharge suggestion

2007-01-02

2007-01-02

Thai, Tuan V. (Department: 2186)

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

For multiple memory modules

C711S105000, C711S154000

Reexamination Certificate

active

10229655

ABSTRACT:
Machine-readable media, methods, and apparatus are described which process memory transactions. In some embodiments, a processor requests an external memory controller to close a storage location of a memory associated with a first memory transaction based upon a relationship between the first memory transaction and a second memory transaction.

REFERENCES:
patent: 5390308 (1995-02-01), Ware et al.
patent: 5603010 (1997-02-01), Dodd et al.
patent: 5664153 (1997-09-01), Farrell
patent: 5761695 (1998-06-01), Maeda et al.
patent: 6108745 (2000-08-01), Gupta et al.
patent: 6154826 (2000-11-01), Wulf et al.
patent: 6389514 (2002-05-01), Rokicki
patent: 6400631 (2002-06-01), Williams et al.
patent: 6401180 (2002-06-01), Hartmann
patent: 6505282 (2003-01-01), Langendorf et al.
patent: 6507530 (2003-01-01), Williams et al.
patent: 6553449 (2003-04-01), Dodd et al.
patent: 6697888 (2004-02-01), Halbert et al.
patent: 6725349 (2004-04-01), Langendorf et al.
patent: 6742098 (2004-05-01), Halbert et al.
patent: 6766385 (2004-07-01), Dodd et al.
patent: 6785793 (2004-08-01), Aboulenein et al.
patent: 2003/0182513 (2003-09-01), Dodd et al.
patent: 2004/0015645 (2004-01-01), Dodd et al.
patent: 2004/0042320 (2004-03-01), Dodd et al.
patent: 2004/0088450 (2004-05-01), Dodd et al.
patent: 2004/0158677 (2004-08-01), Dodd
patent: 2004/0243768 (2004-12-01), Dodd et al.
patent: 1191444 (2002-03-01), None
Pending U.S. Appl. No. 10/676,781, entitled: “Adaptive Page Management”, filed Sep. 20, 2003.
Pending U.S. Appl. No. 09/664,981, entitled: “Device and Apparatus for Improving Performance of Low-Cost Memory Devices”, filed Sep. 18, 2000.
Pending U.S. Appl. No. 09/664,516, entitled: “System and Method for Controlling Date Flow Direction in a Memory System”, filed Sep. 29, 2000.
Pending U.S. Appl. No. 09/677,137, entitled: “Method and Apparatus for Managing Power in a Memory Component While Maintaining High Performance”, filed Feb. 29, 2000.
Pending U.S. Appl. No. 09/666,489, entitled: “Buffering Data Transfer Between a Chipset and Memory Modules”, filed Sep. 18, 2000.
B.K. Mathew et al., “Design of a Parallel Vector Access Unit for SDRAM Memory Systems”, IEEE Sixth International Symposium on High-Performance Computer Architecture, Jan. 8-12, 2000, Toulouse, France, p. 29-48.
S. Miura et al., “A Dynamic-SDRAM-Mode-Control Scheme for Low-Power Systems With a 32-bit RISC CPU”, Proceedings of teh 2001 International Symposium on Low Power Eelctronics and Design, Aug. 6-7, 2001, Huntington Beach, California, p. 358-363.
PCT International Search Report, PCT/US03/26243, mailed Nov. 25, 2005, 9 pages.

Affiliated with

Also associated with

Rating

Precharge suggestion does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Precharge suggestion, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Precharge suggestion will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3782086