Powering up adapter and scan test logic TAP controllers

Details Powering up adapter and scan test logic TAP controllers Powering up adapter and scan test logic TAP controllers

2008-06-06

2011-10-11

Spittle, Matthew (Department: 2111)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S040000, C714S727000, C713S375000, C710S110000, C710S301000, C710S302000, C710S311000

Reexamination Certificate

active

08037355

ABSTRACT:
A method comprises a system comprising a host device coupled to a first remote device actively operating according to a state diagram that the host device and all remote devices follow during operation of the system. The method further comprises powering up a second remote device while the host device and first remote device are actively operating according to the state diagram. The second remote device determines whether to initialize to a standard protocol or to an advanced protocol. Upon determining to initialize to the advanced protocol, the second remote device then waits for a synchronization point sequence.

REFERENCES:
patent: 4733353 (1988-03-01), Jaswa
patent: 5132635 (1992-07-01), Kennedy
patent: 5325368 (1994-06-01), James et al.
patent: 5483518 (1996-01-01), Whetsel
patent: 5640514 (1997-06-01), Barthel et al.
patent: 5841867 (1998-11-01), Jacobson et al.
patent: 5852617 (1998-12-01), Mote, Jr.
patent: 6185642 (2001-02-01), Beukema et al.
patent: 6425101 (2002-07-01), Garreau
patent: 6522985 (2003-02-01), Swoboda et al.
patent: 6684292 (2004-01-01), Piccirillo et al.
patent: 6912606 (2005-06-01), Fay
patent: 6912675 (2005-06-01), Swoboda
patent: 6985848 (2006-01-01), Swoboda et al.
patent: 7036064 (2006-04-01), Kebichi et al.
patent: 7043418 (2006-05-01), Swoboda et al.
patent: 7076419 (2006-07-01), Swoboda
patent: 7206734 (2007-04-01), Swoboda
patent: 7315808 (2008-01-01), Swoboda et al.
patent: 7318017 (2008-01-01), Swoboda
patent: 7552360 (2009-06-01), Swoboda
patent: 7757029 (2010-07-01), Bonnet
patent: 7783925 (2010-08-01), Swoboda
patent: 7793152 (2010-09-01), Swoboda
patent: 2006/0095592 (2006-05-01), Borkenhagen
patent: 2008/0307214 (2008-12-01), Swoboda
patent: 2008/0307279 (2008-12-01), Swoboda
patent: 2010/0031089 (2010-02-01), Swoboda
patent: 2010/0031100 (2010-02-01), Swoboda
patent: 2010/0031103 (2010-02-01), Swoboda
patent: 2010/0031104 (2010-02-01), Swoboda
IEEE. IEEE Standard Test Access Port and Boundary-Scan Architecture. Jun. 14, 2001.
Sun Microelectronics. microSPARC-llep. Introduction to JTAG Boundary Scan. White Paper. Jan. 1997.
IEEE inc. IEEE Standard for a Mixed-Signal Test Bus. Jun. 26, 1999.
Intel Corporation. 21555 Non-Transparent PCI-to-PCI Bridge. Specification Update. Dec. 2002.

Affiliated with

Also associated with

Rating

Powering up adapter and scan test logic TAP controllers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Powering up adapter and scan test logic TAP controllers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Powering up adapter and scan test logic TAP controllers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4253525