Power-up logic reference circuit and related method

Details Power-up logic reference circuit and related method Power-up logic reference circuit and related method

2002-01-02

2003-09-09

Le, Don (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S031000, C326S046000

Reexamination Certificate

active

06617874

ABSTRACT:

FIELD
This invention relates generally to power-up logic reference circuits that generate one or more known logic voltage levels upon being powered up, and in particular, to a power-up logic reference circuit and related method which reliably generates one or more known voltage levels upon being powered-up, and consumes substantially no power upon being reset.
BACKGROUND
In some cases, logic integrated circuits are sensitive to their power-up logic state condition. That is, in order for this type of logic circuit to function properly, its various nodes should be at particular voltage levels upon the circuit being powered-up. However, if the logic circuit is not designed with consideration for the power-up logic levels, the various nodes may randomly or by noise acquire inappropriate voltage levels at power-up, which may cause the circuit to function improperly or not function at all. In addition, wrong voltage levels at power-up may also cause short-circuit conditions or other unwanted conditions that may cause physical damage to the circuit, such as the short-circuit condition where two push-pull transistors are both turned due to wrong voltage levels at their gates.
Often such logic circuits employ a power-up logic reference circuit that reliably generates one or more known logic voltage levels upon the circuit being powered up. The known voltage levels generated are then used by other logic circuits to set up their initial operating conditions. In this case, the power-up logic reference circuit prevents undesired voltage levels from occurring, thereby reducing the likelihood of circuit malfunction and damage due to wrong voltage levels at power-up. An example of such a power-up logic reference circuit is a resistor divider where one or more intermediate nodes generate reference voltage levels for use by other logic circuits. Typically such a circuit requires a separate reference voltage that is stable and independent of the primary circuit power supply voltage through power supply sequencing techniques.
One drawback of most prior art power-up logic reference circuits is that they typically consume power even when their use is no longer needed. That is, when the one or more logic circuits have used the reference logic levels generated by a power-up logic reference circuit in order to arrive at their initial operating condition, the power-up logic reference circuit is no longer needed. Thus, if this circuit continues to function, it unnecessarily consumes power. For example, the resistor divider previous mentioned consumes power after its reference voltage levels have been used since it continues to draw current from the power supply. Another drawback is that if an independent reference voltage is used for this purpose, the reference supply must be brought on-die and routed to the point


REFERENCES:
patent: 4716322 (1987-12-01), D'Arrigo et al.
patent: 5247213 (1993-09-01), Trinh et al.
patent: 5323067 (1994-06-01), Shay
patent: 5812462 (1998-09-01), Merritt
patent: 6236249 (2001-05-01), Choi et al.
patent: 6281739 (2001-08-01), Matsui
patent: 6400196 (2002-06-01), Aoki et al.

Affiliated with

Also associated with

Rating

Power-up logic reference circuit and related method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power-up logic reference circuit and related method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power-up logic reference circuit and related method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3012075