Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2007-02-13
2007-02-13
Phan, Trong (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S226000, C365S233100, C327S158000
Reexamination Certificate
active
10882454
ABSTRACT:
A delay locked loop (DLL) power supply circuit for use in a semiconductor memory device, including: a DLL power supplier for supplying a DLL power supply voltage to a DLL in response to a reference voltage and a clock enable exit pulse signal; and a pulse signal generator for generating the clock enable exit pulse signal in response to a clock enable signal.
REFERENCES:
patent: 5903513 (1999-05-01), Itou
patent: 6101137 (2000-08-01), Roh
patent: 6229364 (2001-05-01), Dortu et al.
patent: 6316987 (2001-11-01), Dally et al.
patent: 6438060 (2002-08-01), Li et al.
patent: 6489822 (2002-12-01), Han
patent: 6650594 (2003-11-01), Lee et al.
patent: 6677791 (2004-01-01), Okuda et al.
patent: 6724228 (2004-04-01), Kashiwazaki
patent: 6741507 (2004-05-01), Iwamoto
patent: 6870790 (2005-03-01), Horiguchi et al.
patent: 2002/0064083 (2002-05-01), Ryu et al.
patent: 2003/0210578 (2003-11-01), Park
patent: 2003/0235106 (2003-12-01), Thomann et al.
patent: 2004/0042282 (2004-03-01), Li et al.
patent: 08-147967 (1996-06-01), None
patent: 11-185470 (1999-07-01), None
patent: 1999-0075064 (1999-10-01), None
Blakely & Sokoloff, Taylor & Zafman
Hynix / Semiconductor Inc.
Phan Trong
LandOfFree
Power supply circuit for delay locked loop and its method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power supply circuit for delay locked loop and its method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power supply circuit for delay locked loop and its method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3850695