Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame
Reexamination Certificate
2001-11-07
2003-10-07
Cuneo, Kamand (Department: 2827)
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
C257S692000, C257S668000, C361S813000
Reexamination Certificate
active
06630726
ABSTRACT:
BACKGROUND
1. Field of the Invention
The present invention relates to semiconductor packaging, and more particularly to a semiconductor package with an electrically-conductive strap for power applications.
2. Description of the Related Art
Integrated circuit die are conventionally enclosed in plastic packages that provide protection from hostile environments and enable electrical interconnection between the integrated circuit die and printed circuit boards. The package elements may include, for example, a metal leadframe, a die, bonding material to attach the die to the leadframe, bond wires that electrically connect pads on the die to individual leads of the leadframe. A hardened plastic encapsulant material typically covers the die, the bond wires, at least a portion of the leadframe, and forms the exterior of the package.
The leadframe is typically the central supporting structure of such a package. A portion of the leadframe is internal to the package. That is, the plastic encapsulant material conventionally surrounds a central portion of the leadframe with lead portions of the leadframe extending externally outward from the sides of the package. The externally extending lead portions may be used to connect the package to external circuitry.
In conventional eight-lead, small outline integrated circuit (“SOIC-8”) high-power metal-oxide-semiconductor field effect transistor (“PMOSFET”) packages, the sources and drains of the individual transistor devices of the PMOSFET are typically connected in parallel by respective thin layers of metal on the opposed surface of the die, which, in turn, are electrically coupled to the leads of the package. This thin layer of metal, in turn, is externally connected to each of three leads of the package.
In conventional versions of this type of package, the conductive layer spanning the sources of the individual transistor devices are connected to the leads (or an intermediate structure) of a package substrate by a relatively large number (typically 14) of parallel bond wires. However, these wires have contributed to a number of problems associated with this type of device, including relatively high internal thermal and electrical resistances.
More recently, it has been learned that at least some of the foregoing problems can be alleviated by replacing the large number of bond wires with a single, elongated conductive strap that connects the thin layer of metal on top of the die to the source leads of the substrate. This approach, however, has also been somewhat problematic due to the inability of this design to effectively dissipate heat generated by the die. Accordingly, a need exists to provide a semiconductor package that provides for greater, or improved, heat dissipation capabilities.
SUMMARY OF THE INVENTION
A semiconductor package is provided that includes a die pad with a semiconductor die disposed thereon and a plurality of leads electrically coupled to the die via a conductive strap. Each of the leads has opposing first and second surfaces. An encapsulant material encapsulates the die, at least a portion of the die pad, at least a portion of the strap, and at least a portion of lead first surfaces. Second surfaces of the leads may be exposed in a plane of a horizontal exterior surface of the encapsulant, thereby permitting external electrical connectivity to the package and dissipation of heat through the lead second surfaces. A surface of the die pad and/or leads connected to the die pad also may be exposed at the horizontal exterior package surface. The exposed surfaces of the die pad and leads may be adjacent to or surrounded by recessed surfaces that are under-filled by the encapsulant material and are thus locked to the encapsulant material.
In one embodiment, a portion of the conductive strap is exposed through, and may be substantially flush with, a horizontal exterior surface of the encapsulant material opposite the die pad and leads. The exposed lead surfaces, the exposed portion of the conductive strap, and the exposed portion of the die pad provide multiple thermal paths for dissipation of heat generated by the die to the external environment.
A power MOSFET embodiment of the package conforms to a standard eight-lead small outline integrated circuit (SOIC-8) package style and has better heat dissipation capabilities than conventional SOIC-8 packages. In addition, because the leads and die pad are in the plane of the horizontal exterior surface, the package is very thin.
The present invention is best understood by reference to the following detailed description when read in conjunction with the accompanying drawings.
REFERENCES:
patent: 4189342 (1980-02-01), Kock
patent: 4935803 (1990-06-01), Kalfus et al.
patent: 5218231 (1993-06-01), Kudo
patent: 5266834 (1993-11-01), Nishi et al.
patent: 5521429 (1996-05-01), Aono et al.
patent: 5544412 (1996-08-01), Romero et al.
patent: 5665996 (1997-09-01), Williams et al.
patent: 5814884 (1998-09-01), Davis et al.
patent: 5977613 (1999-11-01), Takata et al.
patent: 5977630 (1999-11-01), Woodworth et al.
patent: 6040626 (2000-03-01), Cheah et al.
patent: 6143981 (2000-11-01), Glenn
patent: 6229200 (2001-05-01), Mclellan et al.
patent: 6256200 (2001-07-01), Lam et al.
patent: 0720225 (1996-03-01), None
patent: 0720234 (1996-03-01), None
patent: 60-116239 (1985-08-01), None
patent: 8-64634 (1996-03-01), None
Vishay Siliconix Press Release, http://www.siliconix.com/www/200/pr98/4430.html, Dec. 9, 1998, pp. 1-3.
Glenn et al., “Exposed Copper Strap In A Semiconductor Package,” U.S. patent application No. 09/733,148, filed Dec. 7, 2000, pp. 1-15 and 5 sheets of figures.
Crowley et al., “Packaging High Power Integrated Circuit Devices,” U.S. patent application No. 09/587,136, filed Jun. 2, 2000, pp. 1-26 and 4 sheets of figures.
Crowley et al., “Attaching Semiconductor Dies To Substrates With Conductive Straps,” U.S. patent application No. 09/536,236, filed Mar. 27, 2000, pp. 1-22 and 4 sheets of figures.
Anderson William M.
Bergman Eelco
Boland Bradley D.
Crowley Sean T.
Amkor Technology Inc.
Cruz Lourdes
Cuneo Kamand
Stetina Brunda Garred & Brucker
LandOfFree
Power semiconductor package with strap does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power semiconductor package with strap, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power semiconductor package with strap will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3167043