Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2005-11-15
2005-11-15
Chang, Daniel (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S038000, C716S030000
Reexamination Certificate
active
06965252
ABSTRACT:
The present invention provides novel power saving methods for programmable logic array (PLA) circuits that includes diodes. One method is to store the results of a previous PLA operation, and bypass a new operation if the inputs are the same as previous operation. Another method is to reset the PLA outputs when the correct results can be achieved by resetting output latches. A large PLA is divided into smaller sub-PLA's while individual sub-PLA's are controlled separately. It is therefore possible to save power by bypassing unrelated sub-PLA's. PLA's of the present invention consume less power than equivalent prior art PLA's by orders of magnitudes. For most cases, PLA's of the present invention also have better performance and better cost efficiency. The design procedures are completely controlled by user-friendly computer aid design tools. The regular structures of PLA and the simplicity in connections allow us to avoid RC effects of conductor lines. We are able to achieve full performance improvement as IC technologies continue to progress into smaller and smaller critical dimensions.
REFERENCES:
patent: 5982683 (1999-11-01), Watson et al.
Chang Daniel
Lin Bo-In
LandOfFree
Power saving methods for programmable logic arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power saving methods for programmable logic arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power saving methods for programmable logic arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3452314