Power reduction for system on chip

Details Power reduction for system on chip Power reduction for system on chip

2011-08-02

2011-08-02

Tran, Vincent T (Department: 2115)

Electrical computers and digital processing systems: support

Reconfiguration

C713S300000, C713S320000, C327S178000

Reexamination Certificate

active

07991992

ABSTRACT:
Disclosed herein are SOC devices with peripheral units having power management logic.

REFERENCES:
patent: 5546591 (1996-08-01), Wurzburg et al.
patent: 5789952 (1998-08-01), Yap et al.
patent: 5887179 (1999-03-01), Halahmi et al.
patent: 6272644 (2001-08-01), Urade et al.
patent: 6785826 (2004-08-01), Durham et al.
patent: 7178044 (2007-02-01), Pappalardo et al.
patent: 7696641 (2010-04-01), Tomita
patent: 2002/0016904 (2002-02-01), Chrysanthakopoulos
patent: 2002/0135398 (2002-09-01), Choi et al.
patent: 2004/0043800 (2004-03-01), Hosoi
patent: 2006/0128349 (2006-06-01), Yoon
patent: 2006/0184812 (2006-08-01), Nguyen et al.
patent: 2007/0085583 (2007-04-01), Zohar
patent: 2008/0197703 (2008-08-01), Tomita

Affiliated with

Also associated with

Rating

Power reduction for system on chip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power reduction for system on chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power reduction for system on chip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2670401