Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2011-01-25
2011-01-25
Warren, Matthew E (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S213000, C257S288000, C257S365000, C257SE29242, C257SE29255, C257SE29256, C257SE29257, C438S283000, C438S284000, C438S286000
Reexamination Certificate
active
07875936
ABSTRACT:
Power MOS device of the type comprising a plurality of elementary power MOS transistors having respective gate structures and comprising a gate oxide with double thickness having a thick central part and lateral portions of reduced thickness. Such device exhibiting gate structures comprising first gate conductive portions overlapped onto said lateral portions of reduced thickness to define, for the elementary MOS transistors, the gate electrodes, as well as a conductive structure or mesh. Such conductive structure comprising a plurality of second conductive portions overlapped onto the thick central part of gate oxide and interconnected to each other and to the first gate conductive portions by means of a plurality of conducive bridges.
REFERENCES:
patent: 4145700 (1979-03-01), Jambotkar
patent: 4318759 (1982-03-01), Trenary et al.
patent: 5254494 (1993-10-01), Van Der Plas et al.
patent: 5445978 (1995-08-01), Yilmaz
patent: 5510281 (1996-04-01), Ghezzo et al.
patent: 5814859 (1998-09-01), Ghezzo et al.
patent: 5933734 (1999-08-01), Ferla et al.
patent: 5981343 (1999-11-01), Magri et al.
patent: 6215152 (2001-04-01), Herbert
patent: 6222232 (2001-04-01), Magri et al.
patent: 6326271 (2001-12-01), Magri et al.
patent: 6423986 (2002-07-01), Zhao
patent: 6596609 (2003-07-01), Cheng et al.
patent: 6979863 (2005-12-01), Ryu
patent: 2002/0093033 (2002-07-01), Zommer et al.
patent: 2002/0140042 (2002-10-01), Stout
patent: 2003/0057497 (2003-03-01), Higashida et al.
patent: 2004/0031981 (2004-02-01), Grivna
patent: 2004/0142531 (2004-07-01), Chan et al.
patent: 2004/0185646 (2004-09-01), Herzum
patent: 2005/0145852 (2005-07-01), Kumar et al.
patent: 2006/0086974 (2006-04-01), Balakrishnan
patent: 9082965 (1997-03-01), None
patent: WO 99/33119 (1999-07-01), None
European Search Report for EP 05 02 5288 dated Feb. 21, 2006.
Shenai K et al.: “Selectively Silicided Vertical Power Double-Diffused Metal-Oxide Semiconductor Field Effect Transistors for High-Frequency Power Switching Applications”, Journal of Vacuum Science and technology Part B, vol. 6, No. 6, Nov. 1988, pp. 1740-1745.
Europea Search Report for EP 05 02 5285 dated Mar. 3, 2006.
European Search Report for EP 05 02 5287 dated May 29, 2006.
Berger, Wayne, et al., RF-LDMOS: A Device Technology for High Power RF Infrastructure Applications, XP010767463, IEEE pp. 189-192, Oct. 24, 2004.
Antipov I, Mask-Independent Short Channel MOS, XP000671029, IBM Technical Disclosure bulletin, vol. 21, No. 12, pp. 4852-4854, May 1, 1979.
Ferla Giuseppe
Frisina Ferruccio
Magri Angelo
Graybeal Jackson LLP
Jablonski Kevin D.
Jorgenson Lisa K.
Lin John
STMicroelectronics S.r.l.
LandOfFree
Power MOS electronic device and corresponding realizing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power MOS electronic device and corresponding realizing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power MOS electronic device and corresponding realizing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2721688