Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-11-07
2006-11-07
Lee, Eugene (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257SE29116, C438S186000
Reexamination Certificate
active
07132717
ABSTRACT:
A power metal oxide semiconductor transistor layout is disclosed. The power metal oxide semiconductor transistor layout uses network of conductive lead line as a connection or a network connection to connect source and drain regions thereby achieves advantages of a high uniformity of current, low Rds_on, much less power loss, an actual line density two times larger than that of conventional layouts and a strengthened resistance to electron migration.
REFERENCES:
patent: 3783349 (1974-01-01), Beasom
patent: 4636825 (1987-01-01), Baynes
patent: 5447876 (1995-09-01), Moyer et al.
patent: 6084266 (2000-07-01), Jan
patent: 6121657 (2000-09-01), Yama
patent: 6977414 (2005-12-01), Nakamura et al.
patent: 2004/0195618 (2004-10-01), Saito et al.
Huang Chun-Yen
Liu Jing-Meng
Pai Chung-Lung
Su Hung-Der
Birch & Stewart Kolasch & Birch, LLP
Kraig William F.
Lee Eugene
Richtek Technology Corp.
LandOfFree
Power metal oxide semiconductor transistor layout with lower... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power metal oxide semiconductor transistor layout with lower..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power metal oxide semiconductor transistor layout with lower... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3636336