Power managers for an integrated circuit

Details Power managers for an integrated circuit Power managers for an integrated circuit

2011-08-09

2011-08-09

Lin, Sun J (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Optimization

C716S100000, C716S126000, C716S127000, C716S132000

Reexamination Certificate

active

07996811

ABSTRACT:
A system for an integrated circuit comprising a plurality of power islands includes a first power manager and a second power manager. The first power manager manages a first power consumption for the integrated circuit based on needs and operation of the integrated circuit. The second power manager communicates with the first power manager and manages a second power consumption for one of the power islands.

REFERENCES:
patent: 5585745 (1996-12-01), Simmons et al.
patent: 5778237 (1998-07-01), Yamamoto et al.
patent: 5996084 (1999-11-01), Watts
patent: 6047248 (2000-04-01), Georgiou et al.
patent: RE36839 (2000-08-01), Simmons et al.
patent: 6141762 (2000-10-01), Nicol et al.
patent: 6307281 (2001-10-01), Houston
patent: 6438635 (2002-08-01), Date et al.
patent: 6462976 (2002-10-01), Olejniczak et al.
patent: 6523150 (2003-02-01), Buffet et al.
patent: 6598148 (2003-07-01), Moore et al.
patent: 6631502 (2003-10-01), Buffet et al.
patent: 6667648 (2003-12-01), Stout et al.
patent: 6779163 (2004-08-01), Bednar et al.
patent: 6779169 (2004-08-01), Singh et al.
patent: 6820240 (2004-11-01), Bednar et al.
patent: 6883152 (2005-04-01), Bednar et al.
patent: 7111178 (2006-09-01), Rusu et al.
patent: 7111179 (2006-09-01), Girson et al.
patent: 7279956 (2007-10-01), Caplan et al.
patent: 2002/0087904 (2002-07-01), Cai
patent: 2002/0140467 (2002-10-01), Naffziger et al.
patent: 2008/0088358 (2008-04-01), Caplan et al.
patent: 1353454 (2002-06-01), None
patent: 11-045225 (1999-02-01), None
patent: 2003-108260 (2003-04-01), None
Nowka, et al., “A 32-bit PowerPC System-on-a-Chip With Support for Dynamic Voltage Scaling and Dynamic Frequency Scaling,”IEEE Journal of Solid-State Circuits, vol. 37, No. 11, pp. 1441-1447 (Nov. 2002).
Nowka, et al., “The Design and Application of the PowerPC 405LP Energy-Efficient System-on-a-Chip,”IBM J. Res. &Dev., vol. 47. No. 5/6, pp. 631-639 (Sep./Nov. 2003).
Semeraro, et al., “Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling,”Proceedings of the Eighth International Symposium on High-Performance Computer Architecture(2002).
U.S. Office Action dated Dec. 23, 2010 for U.S. Appl. No. 12/176,645.
Search Report: ROC (Taiwan) Patent Application No. 093112998 (Translation), completed Oct. 31, 2010.
Nowka, et al., “A 0.9V to 1.95V Dynamic Voltage-Scalable and Frequency-Scalable 32b PowerPC Processor,”IEEE International Solid-State Circuits Conference 20.4(Feb. 6, 2002).
Notice of Allowance dated Feb. 17, 2011 for U.S. Appl. No. 12/176,645.
Decision Granting Petition under 37 CFR 1.313(c)(2) for U.S. Appl. No. 12/176,645.
Notice of Allowance dated Mar. 31, 2011 for U.S. Appl. No. 12/176,645.
“Solving the Power Management Dilemma in System-On-Chip ASIC Design,” Apr. 2002, IBM Technology Group.
Lackey et al., “Managing Power and Performance for System-on-Chip Designs using Voltage Islands,” IEEE International Conference on Computer Aided Design, Technical Paper, Nov. 2002, pp. 195 - 202.
Semeraro et al., “Dynamic Frequency and Voltage Control for Multiple Clock Domain Microarchitecture,” 35th Annual IEEE/ACM International Symposium on Microarchitecture, Proceedings, Nov. 2002, pp. 356 - 367.
Akui et al., “Dynamic Voltage and Frequency Management for Low-Power Embedded Microprocessor,” IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 2004, vol. 1, pp. 64-513.
Talpes et al., “Toward a Multiple Clock/Voltage Island Design Style for Power-Aware Processors,” IEEE Transactions on Very Large Scale Integration (VLSI) system, May 2005, pp. 591-603, v. 13, iss. 5.
Gupta, R. et al., “Low Power Wireless Networked System Design,” HotChips, Aug. 18, 2002, Stanford, CA.
Tsai, Y-F et al., “Implications of Technology Scaling on Leakage Reduction Techniques,” DAC 2003, Jun. 2-6, 2003, ACM, Anaheim, CA, USA.
Li, L. et al., “Managing Leakage Energy in Cache Hierarchies,” Journal of Instruction-Level Parallelism, 2003, pp. 1-24, vol. 5.
Hu, J. S. et al.; “Using Dynamic Branch Behavior for Power-Efficient Instruction Fetch,” Proc. of IEEECS Annual Symposium on VLSI ((ISVLSI 2003), Feb. 20-21, 2003, Tampa, FL.
Zhang, W. et al., “Compiler Support for Reducing Leakage Energy Consumption,” Proceedings of the 6th Design Automation and Test in Europe Conference (Date-03), Mar. 2003, Munich, Germany.
Degalahal, V. et al., “Analyzing Soft Errors in Leakage Optimized SRAM Design,” Proceedings of the 16th International Conference on VLSI Design, Jan. 2003, New Delhi, India.
Li, L. et al., “Leakage Energy Management in Cache Hierarchies,” 11th International Conference on Parallel Architectures and Compilation Techniques (PACT '02), Sep. 2002.
Duarte, D. et al., “Impact of Scaling on the Effectiveness of Dynamic Power Reduction Schemes,” Proceedings of the 20th International Conference on Computer Design (ICCD), Sep. 16-18, 2002, Frieberg, Germany.
Duarte, D. et al., “Impact of Technology Scaling and Packaging on Dynamic Voltage Scaling Techniques,” Proceedings of the 15th Annual IEEE International ASIC/SOC Conference, Sep. 25-28, 2002, Rochester, NY.
Kim, S. et al., “Predictive Precharging for Bitline Leakage Energy Reduction,” Proceedings of 15th Annual IEEE International ASIC/SOC Conference, Sep. 25-28, 2002, Rochester, NY.
Ramanarayanan, R. et al., “Characterizing Dynamic and Leakage Power Behavior in Flip Flops,” Proceedings of the 15th Annual IEEE International ASIC/SOC Conference, Sep. 2002.
Chen, G. et al., “Adaptive Garbage Collection for Battery-Operated Environments,” Proceedings of USENIX JVM02 Symposium, Aug. 2002.
Chen, G. et al, “Energy Savings Through Compression in Embedded JavaEnvironments,” Proceedings of the CODES 02, Jun. 2002.
De La Luz, V. et al., “Hardware and Software Techniques for Controlling DRAM Power Modes,” IEEE Transaction on Computers, Nov. 2001, vol. 50.
De La Luz, V. et al., “Scheduler-Based DRAM Energy Management,” DAC 2002, Jun. 10-14, 2002, New Orleans, LA USA, ACM.
Kim, S. et al., “Partitioned Instruction Cache Architecture for Energy Efficiency,” ACM Transactions on Computational Logic, Jul. 2002, pp. 1-23, vol. V, No. N.
De La Luz, V. et al., “Automatic Data Migration for Reducing Energy Consumption in Multi-Bank Memory Systems,” DAC 2002, Jun. 10-14, 2002, New Orleans, LA, USA.
Duarte, D. et al., “Impact of Technology Scaling in the Clock System Power,” Proceedings of the IEEE Computer Society Annual Symposium on VLSI, Apr. 25-26, 2002, Pittsburgh, PA.
Duarte, D. et al., “A Complete Phase-Locked Loop Power Consumption Model,” Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition (Date '02), 2002, IEEE.
Duarte, D. et al., “Evaluating Run-Time Techniques for Leakage Power Reduction,” Proceedings of the 15th International Conference on VLSI Design (VLSID '02) 2002, IEEE.
Zhang, W., “Exploiting VLIW Schedule Slacks for Dynamic and Leakage Energy Reduction,” Proceedings of the 34th Anual International Symposium on Microarchitecture (MICRO '01), Dec. 2001.
Kim, S. et al., “Energy Efficient Instruction Cache Using Page-Based Placement,” Proceedings of International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES '01, Nov. 1-17, 2001, Atlanta, GA, USA.
Hezavei, J. et al., “Input Sensitive High-Level Power Analysis,” Proceedings of the 2001 IEEE Workshop on Signal Processing Systems (SiPS), Sep. 2001, pp. 149-156.
Kim, S. et al. “Power-Aware Partitioned Cache Architectures,” Proceedings of ACM/IEEE International Symposium on Low Power Electronics and Design, 2001, ILSPED '01, Aug. 6-7, 2001, Huntington Beach, CA.
De La Luz, V., “DRAM Energy Manag

Affiliated with

Also associated with

Rating

Power managers for an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power managers for an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power managers for an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2792476