Power management of memory via wake/sleep cycles

Details Power management of memory via wake/sleep cycles Power management of memory via wake/sleep cycles

2007-05-15

2007-05-15

Elms, Richard T. (Department: 2824)

Static information storage and retrieval

Read/write circuit

Data refresh

C365S189040, C365S227000

Reexamination Certificate

active

11118505

ABSTRACT:
A method of managing power states of memory modules while performing memory access operations is discussed. Memory modules are in a power saving state until an access operation involving the module is to be performed. The module is placed in an operational mode, then the access operation is performed, then the module is returned to the power saving state.

REFERENCES:
patent: 6571333 (2003-05-01), Jain et al.
patent: 6618791 (2003-09-01), Dodd et al.
patent: 6781911 (2004-08-01), Riesenman et al.
patent: 6961821 (2005-11-01), Robinson
patent: 7069409 (2006-06-01), Kim
patent: 7155623 (2006-12-01), Lefurgy et al.
patent: 2002/0083288 (2002-06-01), Kim
patent: 2004/0078524 (2004-04-01), Robinson
patent: 2004/0260957 (2004-12-01), Jeddeloh et al.
patent: 2005/0125702 (2005-06-01), Huang et al.
patent: 2005/0125703 (2005-06-01), Lefurgy et al.
patent: 2006/0020765 (2006-01-01), Mahrla et al.
patent: 2006/0164904 (2006-07-01), Saleh

Affiliated with

Also associated with

Rating

Power management of memory via wake/sleep cycles does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power management of memory via wake/sleep cycles, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power management of memory via wake/sleep cycles will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3764935