Power management of low power link states

Details Power management of low power link states Power management of low power link states

2011-07-19

2011-07-19

Cao, Chun (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S320000

Reexamination Certificate

active

07984314

ABSTRACT:
A method and apparatus for intelligent power management for low power link states. Some embodiments include methods, apparatuses, and systems for a device coupled to a controller via a link; a link power management engine to alter a power state of the link based on a transaction and some knowledge of future transactions between the device and the controller; and a memory or logic to store the link power management engine. In some embodiments, the memory stores information about at least one of the following: the power state of the link, the device buffering, the controller or device state or a history of transactions. In some embodiments, the device is a peripheral of a computer system. In some embodiments, the method may include transitioning the device to various link states. Other embodiments are described.

REFERENCES:
patent: 6480476 (2002-11-01), Willars
patent: 7028199 (2006-04-01), Ayyavu et al.
patent: 7136953 (2006-11-01), Bisson et al.
patent: 7313712 (2007-12-01), Cherukuri et al.
patent: 2003/0135676 (2003-07-01), Jensen
patent: 2005/0022036 (2005-01-01), Hsu
patent: 2007/0005859 (2007-01-01), Diefenbaugh et al.
patent: 2007/0050653 (2007-03-01), Verdun
patent: 2007/0067548 (2007-03-01), Juenger
patent: 2008/0104422 (2008-05-01), Mullis et al.
“PCI Express Base Specification Revision 1.0”, PCI-SIG, (Jul. 22, 2002).
“PCI Express Base Specification Revision 1.0a”, PCI-SIG, (Apr. 15, 2003).
“Platform Ref Clock PM Capability”, PCI-SIG Engineering Change Notice, PCI Express Base Specification Revision 1.0a, (Jan. 12, 2004).
“CLKREQ# Dynamic Protocol”, PCI-SIG Engineering Change Notice, PCI Express Mini Card, Release 1.0, (Feb. 1, 2004).
“PCI Express Base Specification Revision 1.1”, PCI-SIG, (Mar. 28, 2005).
“PCI Express Base Specification Revision 2.0”, PCI-SIG, (Dec. 20, 2006).
Cooper, Barnes, et al., “Designing Power-Friendly Devices”, Microsoft Windows Hardware Engineering Conference (WinHEC) 2007, Intel Corporation, (May 8, 2007).

Affiliated with

Also associated with

Rating

Power management of low power link states does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power management of low power link states, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power management of low power link states will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2638160