Power management of components having clock processing circuits

Details Power management of components having clock processing circuits Power management of components having clock processing circuits

2009-08-04

2011-12-27

Lee, Thomas (Department: 2115)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

Multiple or variable intervals or frequencies

C713S300000, C713S320000, C713S322000, C713S340000, C713S500000, C713S600000, C327S100000, C327S105000, C327S106000

Reexamination Certificate

active

08086891

ABSTRACT:
A method and system for managing power consumption of a component that employs a clock processing circuit to produce a processed clock signal used by the component from a clock signal supplied to the clock processing circuit. A frequency of a clock signal supplied to the clock processing circuit is changed based on operating characteristics of a voltage regulator module (VRM) or power supply unit so as to maintain acceptable operating parameters of the power supply unit during a change in frequency of a clock signal. Data pertaining to operating characteristics of the VRM or power supply may be one or both of two forms. In one form, this data is determined a priori from simulations or experiments made on a particular VRM or power supply unit and used to generate and store parameters that are known to optimally (quickly and without degradation of VRM or power supply performance) change the frequency of the clock processing circuit. In another form, the operation conditions of the VRM or power supply unit are monitored in real-time as a frequency transition is occurring. In addition, control signals to a VRM or power supply may be monitored to control how changes are made to the frequency of a clock signal. Further still, the power available from a VRM or power supply is monitored and a clock signal frequency to one or more system components is controlled to balance the load to the power available from the VRM or power supply.

REFERENCES:
patent: 5592113 (1997-01-01), Quiet et al.
patent: 5686866 (1997-11-01), Badger
patent: 5696952 (1997-12-01), Pontarelli
patent: 5815694 (1998-09-01), Ganfield et al.
patent: 5832284 (1998-11-01), Michail et al.
patent: 6320424 (2001-11-01), Kurd et al.
patent: 6377094 (2002-04-01), Carley
patent: 6664832 (2003-12-01), Carley
patent: 6690224 (2004-02-01), Moore
patent: 6788156 (2004-09-01), Tam et al.
patent: 6927605 (2005-08-01), Fetzer et al.
patent: 6996730 (2006-02-01), Bonnett
patent: 7000130 (2006-02-01), Adachi
patent: 7012454 (2006-03-01), Matsui et al.
patent: 7042258 (2006-05-01), Booth et al.
patent: 7061331 (2006-06-01), Parikh
patent: 7346791 (2008-03-01), Kato et al.
patent: 7392413 (2008-06-01), Shikata
patent: 7424046 (2008-09-01), Carley et al.
patent: 7434083 (2008-10-01), Wilson
patent: 7894502 (2011-02-01), Carley et al.
patent: 7917796 (2011-03-01), Wilson
patent: 2002/0180543 (2002-12-01), Song et al.
patent: 2004/0103330 (2004-05-01), Bonnett
patent: 2005/0146312 (2005-07-01), Kenny et al.
patent: 2005/0168290 (2005-08-01), Parikh
patent: 2005/0206416 (2005-09-01), Kizer
patent: 2005/0283630 (2005-12-01), Shikata
patent: 2006/0083289 (2006-04-01), Carley et al.
patent: 2007/0006007 (2007-01-01), Woodbridge et al.
PCT International Search Report and Written Opinion in International Application No. PCT/US06/00350, dated Mar. 20, 2008.

Affiliated with

Also associated with

Rating

Power management of components having clock processing circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power management of components having clock processing circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power management of components having clock processing circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4252720