Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
1998-06-25
2002-05-28
Maung, Zarni (Department: 2154)
Electrical computers and digital processing systems: support
Computer power control
C713S320000, C713S321000, C713S322000, C713S323000
Reexamination Certificate
active
06397338
ABSTRACT:
COPYRIGHT NOTICE
A portion of the disclosure of this patent document contains material which is subject to (copyright or mask work) protection. The (copyright or mask work) owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all (copyright or mask work) rights whatsoever.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to power management systems, and more particularly, to a configurable power management system.
2. Description of the Related Art
Previous power management systems for use with integrated circuit (IC) chips have been limited in their ability to be configured. Thus, there is a need for a power management system which is configurable.
SUMMARY OF THE INVENTION
The present invention provides an oscillator interface for use in a power management system. An interface circuit interfaces with an external oscillator used as a source of oscillations. A clock stabilization filter masks out spurious crystal frequencies in the oscillations during start-up of the power management system following an enabling of a feedback loop. The clock stabilization filter has circuitry which provides that the oscillations will start with a rising transition after filtering. A bypassing circuit enables the clock stabilization filter when the external oscillator is a crystal oscillator and bypasses the clock stabilization filter when the external oscillator is a can oscillator. A masking circuit masks the oscillations from the rest of the power management system. The masking circuit has circuitry which disables the clock masking after a falling edge of the oscillations and starts back up with a rising transition of the oscillations.
The present invention also provides a power recycle circuit for use in a power management system. An input receives a clock signal. A detection circuit for senses a minimum disable pulse when a clock signal is received and when a clock signal is not received. A power recycle circuit generates a power recycle signal in response to the minimum disable pulse. A state machine holds the power recycle signal for at least two clock cycles.
The present invention also provides a pad clock and self test circuit for use in a power management system. An input receives an oscillator clock. A clock generation circuit generates at a clock output a first pad clock having a frequency approximately equal to one-half a frequency of the oscillator clock, a second pad clock having a frequency that is forced equal to a programmable fraction of the frequency of the oscillator clock, and a low signal. The clock generation circuit has a first operating mode in which the second pad clock is generated and a second mode in which internal signals of the power management system can be observed and the clock output is forced to a known level.
The present invention also provides a clock enable circuit for use in a power management system. A clock branch generator generates a first clock signal to drive a sequential device which is internal to the power management system. A clock enabling/disabling circuit disables the first clock after a falling edge on an internal source clock, holds the first clock low during disabling, re-enables the first clock after a falling edge of the internal source clock, and subsequently begins a first rise of the first clock with a next rising transition of the internal source clock. The clock enabling/disabling circuitry does not stop an external CPU core clock when the external CPU is actively performing a bus cycle.
The present invention also provides a power level detect circuit for use in a power management system. An analog voltage-level detector interface has a programmable override function for providing a digitally encoded voltage level as an output which is used for global configuration. An input receives an analog enable signal to turn on a DC-current source of an external voltage-level detector and a read strobe. A voltage-level detector input is sampled.
The present invention also provides an internal source clock generation circuit for use in a power management system. A synchronous counter with a synchronous load to a count of one and an a synchronous clear has a plurality of count output signals. A first multiplexer having two outputs is coupled to the synchronous counter and receives the plurality of count output signals. A second multiplexer having one output is coupled to the first multiplexer. A flip-flop is coupled to the output of the second multiplexer, and a clock referenced to an external oscillator clock samples an output of the flip-flop.
The present invention also provides a power-save mode change detection circuit for use in a power management system including an internal source clock, a first bank of flip-flops coupled to the internal source clock, and a second bank of flip-flops coupled to the internal source clock. A comparator compares the first and second banks of flip-flops and generates an equality signal when there is a difference between storage values of the first and second banks of flip-flops. A change indicator is asserted when a power-save mode is asserted in one of the first and second banks of flip-flops. The change indicator is sampled with a clock which is referenced to a falling edge of a system clock, and a synchronous load
1
pulse is generated until a next rising edge of an internally qualified reference an external oscillator clock.
A better understanding of the features and advantages of the present invention will be obtained by reference to the following detailed description of the invention and accompanying drawings which set forth an illustrative embodiment in which the principles of the invention are utilized.
REFERENCES:
patent: 4479096 (1984-10-01), Fowks
patent: 5056144 (1991-10-01), Cornelius
patent: 5153535 (1992-10-01), Fairbanks et al.
patent: 5189319 (1993-02-01), Fung et al.
patent: 5204953 (1993-04-01), Dixit
patent: 5224010 (1993-06-01), Tran et al.
patent: 5254888 (1993-10-01), Lee et al.
patent: 5259006 (1993-11-01), Price et al.
patent: 5307003 (1994-04-01), Fairbanks et al.
patent: 5331669 (1994-07-01), Wang et al.
patent: 5390350 (1995-02-01), Chung et al.
patent: 5404473 (1995-04-01), Papworth et al.
patent: 5408626 (1995-04-01), Dixit
patent: 5428790 (1995-06-01), Harper et al.
patent: 5442642 (1995-08-01), Ingalls et al.
patent: 5446403 (1995-08-01), Witkowski
patent: 5481299 (1996-01-01), Coffey et al.
patent: 5511203 (1996-04-01), Wisor et al.
patent: 5559966 (1996-09-01), Cho et al.
patent: 5590061 (1996-12-01), Hollowell, II et al.
patent: 5596756 (1997-01-01), O'Brien
patent: 5596765 (1997-01-01), Baum et al.
patent: 5600839 (1997-02-01), MacDonald
patent: 5606704 (1997-02-01), Pierce et al.
patent: 5623677 (1997-04-01), Townsley et al.
patent: 5628019 (1997-05-01), O'Brien
patent: 5628020 (1997-05-01), O'Brien
patent: 5761479 (1998-06-01), Huang et al.
patent: 5805923 (1998-09-01), Shay
patent: 5926641 (1999-07-01), Shay
patent: 6016071 (2000-01-01), Shay
patent: 6021501 (2000-02-01), Shay
Serra, Micaela & Dervisoglu, Bulent I., “Testing”, Chapter 79, The Electrical Engineering Handbook, Richard C. Dorf, Editor-in-Chief, pp. 1808-1837, CRC Press.
L-T Wang et al., “Feedback Shift Registers for Self-Testing Circuits”, VLSI Systems Design, Dec. 1986.
Masakazu Shoji, “CMOS Dynamic Gates”, Chapter 5, AT&T CMOS Digital Circuit Technology, Prentice Hall, 1988, pp. 210-257.
Guthrie, Charles, “Power-On Sequencing For Liquid Cyrstal Displays; Why, When, And How”, Sharp Application Notes, Sharp Corporation, 1994, pp. 2-1 thru 2-9.
Bernd Moeschen, “NS32SP160—Feature Communication Controller Architecture Specification”, National Semiconductor, Rev. 1.0, May 13, 1993.
Agarwal, Rakesh K., 80x86 Architecture and Programming, vol. II: Architecture Reference, Chapter 4, Prentice Hall, 1991, pp. 542-543.
Intel486 Microprocessor Family Programmer's Reference Manual, Intel Corporation, 1993.
823
El-Hady Nabil
Maung Zarni
National Semiconductor Corporation
Pillsbury & Winthrop LLP
LandOfFree
Power management circuit that qualifies powergood disposal... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power management circuit that qualifies powergood disposal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power management circuit that qualifies powergood disposal... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2823722