Power management architecture for a reconfigurable write-back ca

Details Power management architecture for a reconfigurable write-back ca Power management architecture for a reconfigurable write-back ca

1995-06-07

2000-04-18

Moise, Emmanuel L.

Electrical computers and digital processing systems: support

Computer power control

713320, 365229, H02J 110

Patent

active

060527897

ABSTRACT:
A computer system having a power monitoring device places a write-back cache memory into a write-through mode upon detection of a low-battery condition or a user request. Under write-through mode, the cache memory need not be flushed every time a suspend mode of the computer system is entered. Thus significant power is saved during typical portable computer operations.

REFERENCES:
patent: 4564922 (1986-01-01), Muller
patent: 4959774 (1990-09-01), Davis
patent: 5007027 (1991-04-01), Shinoi
patent: 5025421 (1991-06-01), Cho
patent: 5175842 (1992-12-01), Totani
patent: 5204840 (1993-04-01), Mazur
patent: 5204963 (1993-04-01), Noya et al.
patent: 5307477 (1994-04-01), Taylor et al.
patent: 5313612 (1994-05-01), Satoh et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5325509 (1994-06-01), Lautzenheiser

Affiliated with

Also associated with

Rating

Power management architecture for a reconfigurable write-back ca does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power management architecture for a reconfigurable write-back ca, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power management architecture for a reconfigurable write-back ca will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2345568