Power-ground plane for a C4 flip-chip substrate

Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257700, 257691, H01L 2304

Patent

active

058864067

ABSTRACT:
A package for an integrated circuit that contains a plurality of small circular dielectric spaces which separate vias from a conductive plane of the package. The package has a first internal conductive plane, a second internal conductive plane and a plurality of bond pads located on a top surface of a substrate. The substrate has a plurality of vias that extend through the first conductive plane to couple the second conductive plane to the bond pads. The package has a plurality of concentric dielectric clearance spaces that separate the vias from the first conductive plane. The small concentric spaces optimize the area of the conductive plane to minimize the resistance and maximize the capacitance of the package.

REFERENCES:
patent: 4667219 (1987-05-01), Lee et al.
patent: 5099388 (1992-03-01), Ogawa et al.
patent: 5450290 (1995-09-01), Boyko et al.
patent: 5538433 (1996-07-01), Arisaka
patent: 5708296 (1998-01-01), Bhansali

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Power-ground plane for a C4 flip-chip substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power-ground plane for a C4 flip-chip substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power-ground plane for a C4 flip-chip substrate will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2129067

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.