Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-08-03
2009-02-10
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07490302
ABSTRACT:
Power-gating circuit resources of an integrated circuit is described. The circuit resources are associated into sets responsive to utilization levels. The associating includes providing a first set of the sets, a first number of the circuit resources in the first set being associated with a first level of utilization. The associating also includes providing a second set of the sets, a second number of the circuit resources in the second set being associated with a second level of utilization. The first number is less than the second number responsive to the first level of utilization being greater than the second level of utilization. The circuit resources of the first set are commonly coupled to a reference voltage level via a first gating circuit. The circuit resources of the second set are commonly gated to the same or a different reference voltage level via a second gating circuit.
REFERENCES:
patent: 6486712 (2002-11-01), Landry et al.
patent: 7071730 (2006-07-01), Cordoba
patent: 7098689 (2006-08-01), Tuan et al.
patent: 2005/0045919 (2005-03-01), Kaeriyama et al.
patent: 2005/0091629 (2005-04-01), Eisenstadt et al.
patent: 2006/0114025 (2006-06-01), Frenkil et al.
patent: 2007/0016817 (2007-01-01), Albonesi et al.
patent: 2007/0164785 (2007-07-01), He
Kaushik, R. et al., “Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-SubMicrometer CMOS Circuits”, Feb. 2003, pp. 305-327, vol. 91, No. 2, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
De, Vivek et al., “Techniques for Leakage Power Reduction”,Design of High-Performance Microprocessor Circuits, Sep. 2000, pp. 46-62, available from IEEE Books, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Davis, J. et al., “A Stochastic Wire-Length Distribution for Gigascale Integration (GSI)—Part I: Derivation and Validation,” IEEE Transaction on Electron Devices, vol. 45(3), pp. 580-589, 1998.
Das Sathaki
Kao Sean W.
Rahman Arifur
Tuan Tim
Chiang Jack
Parihar Suchin
Webostad W. Eric
XILINX Inc.
LandOfFree
Power gating various number of resources based on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power gating various number of resources based on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power gating various number of resources based on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4093012