Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
2005-09-30
2009-02-24
Suryawanshi, Suresh K (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
C713S320000, C713S323000
Reexamination Certificate
active
07496770
ABSTRACT:
Various embodiments are disclosed relating to power-efficient techniques for invoking a co-processor. In an example embodiment, a computer system may include a first processor (e.g., a host processor) and a second processor (e.g., a co-processor). The first processor may instruct the second processor to perform an operation repeatedly on a data stream. The first processor may be placed in a low power state. The second processor may perform the operation repeatedly on the data stream while the first processor remains in the low-power state.
REFERENCES:
patent: 6240521 (2001-05-01), Barber et al.
patent: 6279048 (2001-08-01), Fadavi-Ardekani et al.
patent: 6373904 (2002-04-01), Sakamoto et al.
patent: 7184003 (2007-02-01), Cupps et al.
patent: 7213162 (2007-05-01), Oshima et al.
patent: 2002/0087225 (2002-07-01), Howard
Brake Hughes Bellermann LLP
Broadcom Corporation
Suryawanshi Suresh K
LandOfFree
Power-efficient technique for invoking a co-processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power-efficient technique for invoking a co-processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power-efficient technique for invoking a co-processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4063611