Power-driven timing analysis and placement for programmable...

Details Power-driven timing analysis and placement for programmable... Power-driven timing analysis and placement for programmable...

2005-03-17

2010-12-28

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07861190

ABSTRACT:
An integrated circuit is divided into two or more different regions, each region being a different voltage domain. In each of the regions, a voltage drop and its impact on performance will be quantified. A place and route engine (or another tool of a computer-aided design flow) will then take these timing considerations into account while performing partitioning of the device. A user's logic design is implemented into the logic array blocks taking into a voltage drop seen at those logic array blocks. Faster paths of the logic design are placed into faster logic array blocks, such as those in a core region of the integrated circuit.

REFERENCES:
patent: 5598348 (1997-01-01), Rusu et al.
patent: 5946219 (1999-08-01), Mason et al.
patent: 6058252 (2000-05-01), Noll et al.
patent: 6823502 (2004-11-01), Wingren et al.
patent: 6838904 (2005-01-01), Agrawal et al.
patent: 6857110 (2005-02-01), Rupp et al.
patent: 6862548 (2005-03-01), Chan
patent: 6978433 (2005-12-01), Gan et al.
patent: 7034569 (2006-04-01), Balasubramanian et al.
patent: 7133819 (2006-11-01), Hutton
patent: 7210115 (2007-04-01), Rahim et al.
patent: 2002/0049958 (2002-04-01), Shimazawa
patent: 2003/0196182 (2003-10-01), Hahn
patent: 2004/0031007 (2004-02-01), Hirakimoto et al.
patent: 2004/0073878 (2004-04-01), Hasegawa et al.
patent: 2004/0088663 (2004-05-01), Wu et al.
patent: 2005/0034091 (2005-02-01), Harn
patent: 2005/0097485 (2005-05-01), Guenthner et al.
patent: 2005/0268258 (2005-12-01), Decker
patent: 2007/0101305 (2007-05-01), Smith et al.
patent: 2007/0164785 (2007-07-01), He

Affiliated with

Also associated with

Rating

Power-driven timing analysis and placement for programmable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power-driven timing analysis and placement for programmable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power-driven timing analysis and placement for programmable... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4219830