Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Reexamination Certificate
2007-07-27
2010-11-16
Suryawanshi, Suresh K (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Counting, scheduling, or event timing
C713S500000, C710S260000
Reexamination Certificate
active
07836325
ABSTRACT:
An information processing device having low power consumption without affecting interruption request response speed. The device specifies a waiting time until execution of a given event and makes a system call and includes a first timer circuit for a first cycle; a second timer circuit for a second cycle shorter than the first cycle; a timeout supervisor which stores the waiting time; and a first cycle supervisor which stores waiting time until the next interruption request. The timeout supervisor stores the time calculated by subtraction of the waiting time stored in the first cycle supervisor from that in the timeout supervisor upon an interruption request from the first timer; and if the waiting time stored in the timeout supervisor is shorter than the first cycle, the second cycle time is subtracted from the time stored in the timeout supervisor upon an interruption request from the second timer circuit.
REFERENCES:
patent: 5244350 (1993-09-01), Yang
patent: 5543697 (1996-08-01), Carobolante et al.
patent: 6108723 (2000-08-01), Simms et al.
patent: 6317697 (2001-11-01), Yoshikawa et al.
patent: 6543000 (2003-04-01), Wright
patent: 6876601 (2005-04-01), Li et al.
patent: 6879537 (2005-04-01), Takahashi et al.
patent: 6971036 (2005-11-01), Freed
patent: 7058841 (2006-06-01), Li
patent: 7269677 (2007-09-01), Misaka et al.
patent: 629418 (1987-01-01), None
patent: 1187619 (1989-07-01), None
patent: 01276239 (1989-11-01), None
patent: 405342021 (1993-12-01), None
patent: 406035716 (1994-02-01), None
patent: 407006037 (1995-01-01), None
patent: 7152588 (1995-06-01), None
patent: 11355198 (1999-12-01), None
Misaka Satoshi
Yamada Shinjiro
Mattingly & Malur, P.C.
Renesas Electronics Corporation
Suryawanshi Suresh K
LandOfFree
Power consumption reduction and quicker interruption... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power consumption reduction and quicker interruption..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power consumption reduction and quicker interruption... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4155050