Power-aware thread scheduling and dynamic use of processors

Details Power-aware thread scheduling and dynamic use of processors Power-aware thread scheduling and dynamic use of processors

2011-08-30

2011-08-30

Du, Thuan (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S323000, C718S105000

Reexamination Certificate

active

08010822

ABSTRACT:
Techniques and apparatuses for providing power-aware thread scheduling and dynamic use of processors are disclosed. In some aspects, a multi-core system is monitored to determine core activity. The core activity may be compared to a power policy that balances a power savings plan with a performance plan. One or more of the cores may be parked in response to the comparison to reduce power consumption by the multi-core system. In additional aspects, the power-aware scheduling may be performed during a predetermined interval to dynamically park or unpark cores. Further aspects include adjusting the power state of unparked cores in response to the comparison of the core activity and power policy.

REFERENCES:
patent: 6901522 (2005-05-01), Buch
patent: 7093147 (2006-08-01), Farkas et al.
patent: 7111182 (2006-09-01), Gary
patent: 7137117 (2006-11-01), Ginsberg
patent: 7174467 (2007-02-01), Helms et al.
patent: 7318164 (2008-01-01), Rawson, III
patent: 2005/0273635 (2005-12-01), Wilcox et al.
patent: 2006/0004988 (2006-01-01), Jordan
patent: 2006/0090161 (2006-04-01), Bodas et al.
patent: 2006/0123251 (2006-06-01), Nakajima et al.
patent: 2006/0149975 (2006-07-01), Rotem et al.
patent: 2006/0212677 (2006-09-01), Fossum
patent: 2007/0204268 (2007-08-01), Drepper
patent: 2007/0220289 (2007-09-01), Holle et al.
patent: 2007/0234088 (2007-10-01), Marshall et al.
Isci et al., “An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget”, 39th Annual IEEE/ACM Intl Symposium on Microarchitecture, 2006, 12 pgs.
Kumar et al., “Processor Power Reduction via Single-ISA Heterogeneous Multi-Core Architectures”, Computer Architecture Letters, Apr. 2003, 4 pgs.
Pallipadi et al., “Processor Power Management features and Process Scheduler: Do we need to tie them together?”, Intel Open Source Technology Center, 2007, pp. 1-8.
PCT Intl Search Report and Written Opinion for Application No. PCT/US2009/034209, dated Sep. 1, 2009, 10 pgs.

Affiliated with

Also associated with

Rating

Power-aware thread scheduling and dynamic use of processors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power-aware thread scheduling and dynamic use of processors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power-aware thread scheduling and dynamic use of processors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2665969