Power and signal line bussing method for memory devices

Details Power and signal line bussing method for memory devices Power and signal line bussing method for memory devices

1997-06-30

2000-01-11

Fears, Terrell W.

Static information storage and retrieval

Powering

365 51, G11C 1300

Patent

active

RE0364908

ABSTRACT:
A memory cell device having circuitry located between memory cell arrays comprises power and ground lines to the circuitry formed directly above the memory cell arrays. The power and ground lines are parallel and positioned in an adjacent alternating pattern such that a power line is positioned adjacent a ground line, which is positioned adjacent another power line and so on. Signal lines carrying signals to and from the circuitry are also formed directly above memory cell arrays.

REFERENCES:
patent: 4426689 (1984-01-01), Henle et al.
patent: 4439841 (1984-03-01), Itoh et al.
patent: 4791609 (1988-12-01), Ito
patent: 4811288 (1989-03-01), Kleijn et al.
patent: 4849943 (1989-07-01), Pfennings

Affiliated with

Also associated with

Rating

Power and signal line bussing method for memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Power and signal line bussing method for memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power and signal line bussing method for memory devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1452968