Postcharged interconnection speed-up circuit

Details Postcharged interconnection speed-up circuit Postcharged interconnection speed-up circuit

1997-07-18

2000-02-29

Tokar, Michael

Electronic digital logic circuitry

Accelerating switching

326 83, 326 86, H03K 1901

Patent

active

060313889

ABSTRACT:
A circuit style, which may be employed in fast, area-efficient, flexible programmable interconnect architectures, or in logic circuits, is disclosed. In one embodiment, a plurality of postcharged speed-up circuits, each having a single network node, is connected to the intermediate nodes of a programmable interconnect architecture. Each speed-up circuit monitors the logic level on the network node. When a circuit detects a substantial change in logic level, away from the stand-by level, it temporarily enforces that change by connecting its network node to the signaling logic level. Thus, on each node, a low-impedance enhancement of the signal driving the node temporarily appears. This causes the potential on neighboring nodes, connected through conducting programmable switches, to change towards the signaling level, and their speed-up circuits in turn temporarily enforce the new level. After the temporary enforcement of the signaling level, each speed-up circuit forces its network node back to the stand-by level, for a predetermined period of time. Thus, a forced pulse away from the stand-by logic level towards the signaling level on a node quickly propagates to its connected nodes.

REFERENCES:
patent: 4700086 (1987-10-01), Ling et al.
patent: 4829199 (1989-05-01), Prater
patent: 5343090 (1994-08-01), Proebsting
patent: 5440182 (1995-08-01), Dobbelaere
patent: 5455521 (1995-10-01), Dobbelaere
patent: 5742192 (1998-04-01), Banik
patent: 5793222 (1998-08-01), Nakase
I. Dobbelaere, Applications of Regenerative Feedback in Integrated Circuits, Ph.D. Dissertation, Stanford University, Stanford, California, 1995, Chapter 2, pp. 10-50.
L. Glasser et al., The Design and Analysis of VLSI Circuits, Addison-Wesley, Reading, MA 1985, pp. 419-420.
C. Mead, Analog VLSI and Neural Systems, Addison-Wesley, Reading, MA, 1989, p. 202.

Affiliated with

Also associated with

Rating

Postcharged interconnection speed-up circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Postcharged interconnection speed-up circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Postcharged interconnection speed-up circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-686387