Post-silicon phase offset control of phase locked loop input...

Details Post-silicon phase offset control of phase locked loop input... Post-silicon phase offset control of phase locked loop input...

2002-04-24

2004-08-31

Shingleton, Michael B (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Tuning compensation

C327S007000, C327S152000, C327S153000, C327S155000, C327S156000, C327S025000, C327S141000, C327S161000, C331S017000, C331S025000

Reexamination Certificate

active

06784752

ABSTRACT:

BACKGROUND OF INVENTION
As shown in
FIG. 1
, a typical computer system
10
has, among other components, a microprocessor
12
, one or more forms of memory
14
, integrated circuits
16
having specific functionalities, and peripheral computer resources (not shown), e.g., monitor, keyboard, software programs, etc. These components communicate with one another via communication paths
19
, e.g., wires, buses, etc., to accomplish the various tasks of the computer system
10
.
In order to properly accomplish such tasks, the computer system
10
relies on the basis of time to coordinate its various operations. To that end, a crystal oscillator
18
generates a system clock signal (referred to and known in the art as “reference clock” and shown in
FIG. 1
as SYS_CLK) to various parts of the computer system
10
. Modern microprocessors and other integrated circuits, however, are typically capable of operating at frequencies significantly higher than the system clock, and thus, it becomes important to ensure that operations involving the microprocessor
12
and the other components of the computer system
10
use a proper and accurate reference of time.
One component used within the computer system
10
to ensure a proper reference of time among a system clock and a microprocessor clock, i.e., “chip clock,” is a type of clock generator known as a phase locked loop, or “PLL”
20
. The PLL
20
is an electronic circuit that controls an oscillator such that the oscillator maintains a constant phase relative to a reference signal. Referring to
FIG. 1
, the PLL
20
has as its input the system clock, which is its reference signal, and outputs a chip clock signal (shown in
FIG. 1
as CHIP_CLK) to the microprocessor
12
. The system clock and chip clock have a specific phase and frequency relationship controlled by the PLL
20
. This relationship between the phases and frequencies of the system clock and chip clock ensures that the various components within the microprocessor
12
use a controlled and accounted for reference of time. When this relationship is not maintained by the PLL
20
, however, the operations within the computer system
10
become non-deterministic.
FIG. 2
shows a PLL
20
in more detail. The PLL
20
comprises a feedback loop that aligns the transition edge and frequency of the system clock
41
and a feedback loop signal
40
. The PLL
20
adjusts the output frequency in order to zero any phase and frequency difference between the system clock
41
and the feedback loop signal
40
. The addition of a divide-by-N circuit
39
in the feedback loop enables the PLL
20
to generate an output that has a frequency of N times the system clock
41
frequency. Multiplying the system clock is useful when the chip clock
42
must have a higher frequency than the system clock
41
. The PLL core
36
adjusts the output frequency in order to zero any phase and frequency difference between the system clock
41
and the feedback loop signal
40
. By adding the divide by N block
39
, the chip clock
42
must be N times faster to allow the phase and frequency difference between the system clock
41
and the feedback loop signal
40
to zero. The PLL
20
may also have buffers
37
and
38
to drive a larger resistive and/or capacitive load. The buffers
37
and
38
are in the feedback loop so that any phase shift created by the buffers
37
and
38
is zeroed by the PLL core
36
.
One common performance measure for a PLL is jitter. Jitter is the time domain error from poor spectral purity of an output. In other words, in a repeated output pattern, such as a clock signal, a transition that occurs from one state to another does not happen at the same time relative to other transitions. Jitter represents the perturbations that result in the intermittent shortening or lengthening of signal elements of an output. The system clock may have jitter that may need to be filtered by the PLL. The PLL may need to follow and compensate for jitter at the PLL output.
Phase locked loops are basically second order feedback control systems. As such, the phase locked loop can be described in the frequency domain as having a damping factor and natural frequency. The damping factor and natural frequency are fixed by the selection of the PLL circuit parameters. The loop bandwidth is defined as the PLL input frequency at which the PLL output magnitude is 3 dB lower than the PLL output magnitude when the PLL input frequency is zero (DC). The loop bandwidth determines to a large degree the speed at which the phase locked loop can react to a disturbance. The PLL should have a low loop bandwidth so that input clock jitter is filtered. Power supply noise will, however, have a certain noise-versus-frequency characteristic. The PLL loop bandwidth may need to be increased to recover from the generation of output jitter caused by power supply noise.
SUMMARY OF INVENTION
According to one aspect of the present invention, an integrated circuit comprises: a phase locked loop comprising a voltage controlled oscillator that generates an output clock dependent on an input thereto, an input receiver comprising a system clock path and a feedback clock, a phase frequency detector responsive to the input receiver, and a bias generator (responsive to the phase frequency detector) arranged to provide a voltage to the input of the voltage controlled oscillator; and an adjustment circuit operatively connected to the input receiver, where the adjustment circuit is controllable to adjust a delay of any one of the system clock and the feedback clock.
According to another aspect, a phase locked loop comprises an input receiver adapted to input a system clock and a feedback clock and is responsive to an adjustment circuit operatively connected to the input receiver, where the adjustment circuit is adapted to be controllable to adjust a delay of any one of the system clock and the feedback clock; a phase frequency detector responsive to the input receiver; a bias generator responsive to the phase frequency detector; and a voltage controlled oscillator responsive to the bias generator, wherein the voltage controlled oscillator is adapted to output an output clock.
According to another aspect, a method for post-silicon adjustment of a phase locked loop comprises inputting a system clock and a feedback clock to an input receiver, selectively adjusting a delay of any one of the system clock and the feedback clock using an adjustment circuit operatively connected to the input receiver, comparing the system clock and the feedback clock, and generating a voltage to a voltage controlled oscillator dependent on the comparing, wherein the voltage controlled oscillator generates an output clock.
According to another aspect, an integrated circuit comprises phase locked loop means for generating an output clock, wherein the phase locked loop means comprises input means for inputting a system clock and a feedback clock, charge pumping means for generating a control voltage, bias generating means for generating a bias voltage, and oscillator means for generating the output clock; and adjusting means for adjusting a delay of any one of the system clock and the feedback clock, where the adjusting means is operatively connected to the input means.
Other aspects and advantages of the invention will be apparent from the following description and the appended claims.


REFERENCES:
patent: 6043717 (2000-03-01), Kurd
patent: 6542038 (2003-04-01), Nishimura
patent: 5129944 (1993-05-01), None
Lee et al. “Design Self-Sychronized Clock Distribution Networks in an SOC ASIC using DLL with Remote Clock Feedback” 13thAnnual IEEE International ASIC/SOC Conference 2000 pp 248-252.*
Gibilisco “Handbook of Radio & Wireless Technology” McGraw Hill 1999 pp 90-93.*
“Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques” Author: John G. Maneatis, As published in: “IEEE Journal of Solid-State Circuits” vol. 31, No. 11, Nov., 1996 (10 pages).

Affiliated with

Also associated with

Rating

Post-silicon phase offset control of phase locked loop input... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Post-silicon phase offset control of phase locked loop input..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post-silicon phase offset control of phase locked loop input... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3333468