Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1998-04-08
2000-07-11
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 7, 716 17, 716 18, G06F 1750
Patent
active
060866314
ABSTRACT:
A post-placement residual overlap removal process for use with core-based programmable logic device programming methods that is called when an optimal placement solution includes one or more overlapping cores. Horizontal and vertical constraint graphs are utilized to mathematically define the two-dimensional positional relationship between the cores of the infeasible placement solution in two separate one-dimensional (i.e., horizontal and vertical) directions. Next, the constraint graphs are analyzed to determine whether they include a feasible solution (i.e., whether the overlaps existing in the placement solution can be removed simply by reallocating available resources to the overlapping cores). If one of the constraint graphs is not feasible, then the infeasible constraint graph is revised, and then the feasibility of both graphs is re-analyzed for feasibility. The feasibility analysis and constraint graph revision steps are repeated until both constraint graphs are feasible. After feasibility is determined, a slack allocation process is performed during which resources are allocated to the cores to generate a revised placement solution such that the cores are positioned as close to the original optimal solution as possible with no overlaps. Finally, the individual logic portions are re-placed using bipartite matching to complete the revised placement solution.
REFERENCES:
patent: 5513124 (1996-04-01), Trimberger et al.
patent: 5598343 (1997-01-01), Roy et al.
patent: 6066024 (1999-12-01), Guruswamy et al.
Murata, et al. "Rectangle-Packing-Based Module Placement", IEEE/ACM International Conference on Computer Aided Design, Nov. 5-9, 1995, pp. 472-479.
Vijayan, et al. "Floorplanning by Topological Constraint Reduction", IEEE 1990, pp. 106-109, Jan. 1990.
Chaudhary Kamal
Nag Sudip K.
Bever, Esq. Patrick T.
Harms, Esq. Jeanette S.
Kik Phallaka
Lintz Paul R.
Xilinx , Inc.
LandOfFree
Post-placement residual overlap removal method for core-based PL does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Post-placement residual overlap removal method for core-based PL, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post-placement residual overlap removal method for core-based PL will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-537588