Post in ring interconnect using for 3-D stacking

Details Post in ring interconnect using for 3-D stacking Post in ring interconnect using for 3-D stacking

2001-09-20

2003-06-03

Paladini, Albert W. (Department: 2827)

Electricity: conductors and insulators

Conduits, cables or conductors

Preformed panel circuit arrangement

C174S261000

Reexamination Certificate

active

06573460

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates generally to chip stacks, and more particularly to a 3-D chip stack with a post in ring interconnect.
As is currently known in the art, packaged components are often stacked using a variety of approaches. In all of the approaches to date, the concept has been for the end user to mount the stacks on the surface of a solid board such as a printed circuit board (PCB). More particularly, one of the most commonly used techniques to increase memory capacity is the stacking of memory devices into a vertical chip stack, sometimes referred to as 3D packaging or Z-Stacking. In the Z-Stacking process, from two to as many as eight memory devices or other integrated circuit (IC) chips are interconnected in a single component (i.e., a chip stack) which is mountable to the “footprint” typically used for a single packaged device such as a packaged chip. The Z-Stacking process has been found to be volumetrically efficient, with packaged chips in TSOP (thin small outline package) or LCC (leadless chip carrier) form generally being considered to be the easiest to use in relation thereto. Though bare dies may also be used in the Z-Stacking process, such use tends to make the stacking process more complex and not well suited to automation.
In the 3-D stacking process, a solder bridge is typically applied to interconnect neighboring layers or PCB substrates that carry IC devices. However, in the ever changing world of electronics, smaller, faster, and more functionality are always requested. Shrinkage of devices generally results in more I/O's in a smaller package. Design rules are requiring shorter signal paths to accommodate the faster die speeds. With the tighter pitches becoming more prominent in the packages, solder bridging between neighboring interconnects becomes more difficult to control. This forces the issue of eliminating solder paste because of its limitation on density. Another concern relates to environmental issues with the lead content in solder and the disposal thereof. A method to resolve these problems is required.
SUMMARY OF THE INVENTION
The invention provides a post in ring interconnection to replace the solder joints between neighboring substrates or layers for stacking IC devices, such that the limitation in density and environmental problems caused by lead content attendant to the use of solder paste are eliminated.
A first PCB substrate is provided with conductive pads on two opposing surfaces thereof. The two conductive pads are electrically connected to each other by a via through the PCB substrate. A retaining ring is plated on a peripheral portion of one of the conductive pads of the first PCB substrate, so that a pocket or recess is formed within the retaining ring. A second PCB substrate is provided, again, with two conductive pads on two opposing surfaces thereof. A post is disposed on a center portion of one of the conductive pads of the second PCB substrate. When the first PCB substrate is stacked with the second PCB substrate, the conductive pad with the retaining ring is aligned with the conductive pad with the post. In addition, a conductive paste or ink is applied into the pocket. In this way, the post is received in the pocket and connected to the conductive pad of the first PCB substrate. By a lamination process, a eutectic bond is formed of the conductive paste between the two adjoining pads of the two PCB substrates.
In addition, an adhesive is applied between the adjoining surfaces of the first and the second PCB substrates. Using a lased or drilled technique, the post is inserted into the adhesive and aligned on the conductive pad of the second PCB substrate. In the reflow process, the adhesive reflows to create a tight bond between the first and the second PCB substrates.


REFERENCES:
patent: 3316455 (1967-04-01), Hucke, III
patent: 3340439 (1967-09-01), Henschen et al.
patent: 3370203 (1968-02-01), Kravitz et al.
patent: 3437882 (1969-04-01), Cayzer
patent: 3529213 (1970-09-01), Farrand et al.
patent: 3723977 (1973-03-01), Schaufele
patent: 3746934 (1973-07-01), Stein
patent: 4371912 (1983-02-01), Guzik
patent: 4502098 (1985-02-01), Brown et al.
patent: 4638348 (1987-01-01), Brown et al.
patent: 4761681 (1988-08-01), Reid
patent: 4823233 (1989-04-01), Brown et al.
patent: 4833568 (1989-05-01), Berhold
patent: 4841355 (1989-06-01), Parks
patent: 4851695 (1989-07-01), Stein
patent: 4868712 (1989-09-01), Woodman
patent: 4956694 (1990-09-01), Eide
patent: 5016138 (1991-05-01), Woodman
patent: 5128831 (1992-07-01), Fox et al.
patent: 5198888 (1993-03-01), Sugano et al.
patent: 5201451 (1993-04-01), Desai et al.
patent: 5231304 (1993-07-01), Solomon
patent: 5239447 (1993-08-01), Cotues et al.
patent: 5269453 (1993-12-01), Melton et al.
patent: 5282565 (1994-02-01), Melton
patent: 5284796 (1994-02-01), Nakanishi
patent: 5311401 (1994-05-01), Gates et al.
patent: 5313096 (1994-05-01), Eide
patent: 5324569 (1994-06-01), Nagesh et al.
patent: 5328087 (1994-07-01), Nelson et al.
patent: 5343075 (1994-08-01), Nishino
patent: 5362986 (1994-11-01), Angiulli
patent: 5373189 (1994-12-01), Massit et al.
patent: 5375041 (1994-12-01), McMahon
patent: 5376825 (1994-12-01), Tukamoto et al.
patent: 5384689 (1995-01-01), Shen
patent: 5397916 (1995-03-01), Normington
patent: 5432678 (1995-07-01), Russell et al.
patent: 5466634 (1995-11-01), Beilstein
patent: 5471368 (1995-11-01), Downie et al.
patent: 5481134 (1996-01-01), Sobhani et al.
patent: 5514907 (1996-05-01), Moshayedi
patent: 5561593 (1996-10-01), Rotolante
patent: 5607538 (1997-03-01), Cooke
patent: 5612570 (1997-03-01), Eide et al.
patent: 5625221 (1997-04-01), Kim et al.
patent: 5637536 (1997-06-01), Wal
patent: 5677569 (1997-10-01), Choi
patent: 5700715 (1997-12-01), Pasch
patent: 5705858 (1998-01-01), Tsukamoto
patent: 5759046 (1998-06-01), Ingraham et al.
patent: 5776797 (1998-07-01), Nicewarner
patent: 5818106 (1998-10-01), Kunimatsu
patent: 5834843 (1998-11-01), Mori et al.
patent: 5857858 (1999-01-01), Gorowitz et al.
patent: 5869353 (1999-02-01), Levy et al.
patent: 5869896 (1999-02-01), Baker et al.
patent: 5926369 (1999-07-01), Ingraham et al.
patent: 5929521 (1999-07-01), Wark et al.
patent: 5930603 (1999-07-01), Tsuji et al.
patent: 5950304 (1999-09-01), Khandros et al.
patent: RE36325 (1999-10-01), Corbett et al.
patent: 5994166 (1999-11-01), Akram et al.
patent: 6002172 (1999-12-01), Desai et al.
patent: 6014316 (2000-01-01), Eide
patent: 6057381 (2000-05-01), Ma et al.
patent: 6075800 (2000-06-01), Spear
patent: 6137184 (2000-10-01), Ikegami
patent: 6172874 (2001-01-01), Bartilson
patent: 6188127 (2001-02-01), Senba et al.
patent: 6222737 (2001-04-01), Ross
patent: 6262895 (2001-07-01), Forthun
patent: 6329609 (2001-12-01), Kaja et al.
patent: 6384343 (2002-05-01), Furusawa
patent: 56-88324 (1981-07-01), None
patent: 59194460 (1984-11-01), None
patent: 60-191518 (1985-10-01), None
patent: 62016535 (1987-01-01), None
patent: 62293749 (1987-12-01), None
patent: 1289190 (1989-11-01), None
patent: 2144986 (1990-06-01), None
patent: 2-239651 (1990-09-01), None
patent: 3255656 (1991-11-01), None
Kenneth Mason Publications, Ltd. England; “Organic Card Device Carrier”; May 1990; No. 313.
Quadrant Technology, Inc.; “Megabyte per Cubic Inch”; May 1988.
John Wiley & Sons, Inc.; “VLSI Fabrication Principles—Silicon and Gallium Arsenide”; Sorab K. Ghandi, 1994.

Affiliated with

Also associated with

Rating

Post in ring interconnect using for 3-D stacking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Post in ring interconnect using for 3-D stacking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post in ring interconnect using for 3-D stacking will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3126391