Post etch clean sequence for making a semiconductor device

Details Post etch clean sequence for making a semiconductor device Post etch clean sequence for making a semiconductor device

2000-10-06

2002-10-15

Everhart, Caridad (Department: 2825)

Semiconductor device manufacturing: process

Chemical etching

Combined with coating step

C438S906000, C438S963000, C438S750000, C438S751000, C438S638000

Reexamination Certificate

active

06465358

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a method for making semiconductor devices.
BACKGROUND OF THE INVENTION
Dual damascene metal interconnects may enable reliable low cost production of semiconductor devices using sub 0.25 micron process technology. Unlike conventional processes, which only require patterning of vias, processes for making dual damascene structures also require patterning of trenches that will be etched into a dielectric layer. That dielectric layer lies on top of various other layers, which may be made of metal or other materials. Those layers' varying thicknesses impart varying optical properties to the structure. As a result, when light strikes the surface, it may be reflected in a non-uniform and uncontrollable fashion. Such non-uniformity may cause the critical dimension (“CD”) control across a wafer to be poor.
In addition to that substrate reflectivity problem, when the trench is formed within the dielectric layer (e.g., a silicon dioxide layer), an etch chemistry must be used that has a very high selectivity for that dielectric layer over an underlying protective layer (e.g., a silicon nitride layer). Such high selectivity is required to ensure that the protective layer prevents an underlying copper layer from being exposed to processes used to etch the trench. Unfortunately, using an etch chemistry that provides such high selectivity may adversely affect the quality of the via and trench profiles that result from the etch process.
A process has been proposed to address these issues. In that process, the via is filled with a sacrificial material prior to etching the trench. Filling the via with that material enables the trench to be etched using an etch chemistry that ensures high quality via and trench profiles, without having to consider the relative selectivity between the dielectric layer and the protective layer. That sacrificial material may be dyed or covered with an appropriate antireflective coating to produce a light absorbing background that ensures uniform reflectivity of light used to expose the photoresist during trench patterning. Examples of this process are described in copending applications Ser. Nos. 09/422,821 and 09/501,354 (filed Oct. 21, 1999 and Feb. 9, 2000, respectively, and each assigned to this application's assignee).
Although that proposed process addresses selectivity and substrate reflectivity problems, it raises a new one. Conventional photoresist ashing and trench clean processes may not adequately remove the sacrificial material used to fill the via. Accordingly, there is a need for an improved process for cleaning vias and trenches that have been etched into a dielectric layer. There is a need for such a process that allows a via to be filled with a sacrificial material prior to etching the trench, and then removed after the trench is etched. There is a need for such a process that is both manufacturable and capable of providing high yields. The post etch clean sequence of the present invention provides such a process.


REFERENCES:
patent: 4795582 (1989-01-01), Ohmi et al.
patent: 5449644 (1995-09-01), Hong et al.
patent: 5496485 (1996-03-01), Maternaghan
patent: 5686354 (1997-11-01), Avanzino et al.
patent: 5705430 (1998-01-01), Avanzino et al.
patent: 5874201 (1999-02-01), Licata et al.
patent: 5989997 (1999-11-01), Lin et al.
patent: 6042999 (2000-03-01), Lin et al.
patent: 6117795 (2000-09-01), Pasch
patent: 6191086 (2001-02-01), Leon et al.
patent: 6224785 (2001-05-01), Wojtczak et al.
patent: 6251774 (2001-06-01), Harada et al.
patent: 6300235 (2001-10-01), Feldner et al.

Affiliated with

Also associated with

Rating

Post etch clean sequence for making a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Post etch clean sequence for making a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post etch clean sequence for making a semiconductor device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2963886