Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-09-19
2006-09-19
Perveen, Rehana (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S104000, C370S912000
Reexamination Certificate
active
07111102
ABSTRACT:
A port adapter for connecting zero or more network interfaces to a host system having a SPI-4 bus is disclosed. The port adapter comprises zero or more network interfaces; a SPI-4 bus coupled to a host system to provide a communication channel between the host and the network interfaces; a control bus coupled to the host system for controlling and monitoring the port adapter; and interface logic that interfaces the SPI-4 bus and the control bus to the network interfaces. Methods are provided for selecting and using one of a small plurality of different packet formats for various networking technologies, so that the port adapter can hide details of the technology that it handles from the host system, and for operating the host system's SPI-4 bus at one of several speeds based on bandwidth requirements of the port adapter.
REFERENCES:
patent: 5793987 (1998-08-01), Quackenbush et al.
patent: 5884043 (1999-03-01), Teplitsky
patent: 5991817 (1999-11-01), Rowett et al.
patent: 6054942 (2000-04-01), Stemmler
patent: 6119215 (2000-09-01), Key et al.
patent: 6163543 (2000-12-01), Chin et al.
patent: 6163824 (2000-12-01), Quackenbush et al.
patent: 6513109 (2003-01-01), Kerr et al.
patent: 6792561 (2004-09-01), Mamata
patent: 6912602 (2005-06-01), Sano et al.
patent: 2004/0028063 (2004-02-01), Roy et al.
patent: 2004/0153891 (2004-08-01), Slutz et al.
patent: 2005/0025055 (2005-02-01), Jain et al.
patent: 2005/0078601 (2005-04-01), Moll et al.
patent: 2005/0108518 (2005-05-01), Pandya
patent: WO 02/09551 (2002-11-01), None
patent: WO 02/095511 (2002-11-01), None
International Preliminary Examining Authority, “Written Opinion,” PCT/US03/37424, dated Jul. 26, 2005, 9 pages.
Current Claims, PCT/US03/37424, 6 pages.
Modelware (Standards To Silicon) “Virtual Component Data Sheet PluriBus SPI4.2 Foundation”, Jun. 30, 2001, http://www.modelware.com/products/productbriefs/spi4.2f.pdf>, 2 pgs.
Claims as filed from Application PCT/US03/37424 filed Nov. 20, 2003, 5 pages.
PCT International Search Report, International Application No. PCT/US03/37424, dated Sep. 14, 2004, 7 pages.
MODELWARE (Standard to Silicon)“Virtual Component Data Sheet PluriBus™ SP14.2 Foundation”, Red Bank New Jersey, Jun. 30, 2001, 1 page.
XILINX, Inc., “Logicore™ POS-PHY Level-3 Link Layer Core V2.01”, San Jose, CA, Aug. 29, 2003, 11 pages.
U.S. Appl. No. 09/791,062, G. Muntz.
U.S. Appl. No. 09/790,826, G. Muntz et al.
U.S. Appl. No. 09/791,070, G. Federkow et al.
Doak David
Epps Garry P.
Fedorkow Guy
Gustlin Mark A.
Holmes Steven P.
Cisco Technology Inc.
Hickman Palermo & Truong & Becker LLP
Misiura Brian
Perveen Rehana
LandOfFree
Port adapter for high-bandwidth bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Port adapter for high-bandwidth bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Port adapter for high-bandwidth bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3550478