Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2000-06-07
2001-07-17
Le, Vu A. (Department: 2824)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S230000, C438S303000, C438S586000, 43, 43, 43, 43
Reexamination Certificate
active
06261936
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to semiconductor processing, and more particularly to methods of fabricating gate structures, such as gate electrodes.
2. Description of the Related Art
In a conventional process flow for forming a typical field effect transistor, a gate oxide layer is grown on a lightly doped silicon substrate and a layer of polysilicon is deposited on the gate oxide layer. The polysilicon is then anisotropically etched selectively to the gate oxide, leaving a polysilicon gate electrode stacked on top of the gate oxide layer. Following formation of the polysilicon gate electrode, a source and a drain are formed, usually by implanting a dopant species into the substrate. The gate electrode acts as a hard mask against the implant so that the source and drain are formed in the substrate self-aligned to the gate electrode. The substrate is then annealed to activate the dopant in the source and the drain. Salicidation steps frequently follow the formation of the source and drain.
The patterning of the polysilicon gate electrode entails masking the polysilicon layer with a resist and subsequently anisotropically etching the exposed portions of the polysilicon. The resist is patterned, that is, exposed and developed, into a shape that corresponds to the desired linewidth and floor plan of the polysilicon gate electrode defined by the anisotropic etch. Positive resists are frequently used, and may be of several different types, depending upon a number of parameters, such as the wavelength of illuminating radiation and the thickness of the polysilicon layer, to name a few. The poly gate mask is commonly patterned with a minimum lateral dimension or width corresponding to the minimum feature size or critical dimension (“CD”) that may be patterned using the available microlithography technology.
With the resist in place, the polysilicon layer is anisotropically etched. The etch is usually carried out in a plasma ambient with ion bombardment. The etch consists of a main etch to remove the bulk of the exposed polysilicon and an overetch to catch any lingering polysilicon or etch by-products remaining. Endpoint detection for the main etch is frequently by emission spectroscopy, while the overetch is usually a timed process. A variety of etch chemistries are used to etch polysilicon. Most of these rely on fluorine-based molecules that, in conjunction with liberated resist particles, provide sidewall passivation during the etch.
The formation of a thin native oxide film on the exposed surfaces of the polysilicon gate electrode inevitably follows the gate etch process. The etch chamber will normally contain minute quantities of derelict oxygen, and may even contain large quantities where oxygen is used in the plasma ambient. The exposed silicon surfaces will readily react with oxygen present in the etch chamber. In many conventional processes, wafers are removed from vacuum following gate etch and stored for some period of time prior to additional processing. Native oxide will quickly grow on the exposed silicon surfaces after exposure to ambient air.
To ensure that the gate masking and etching processes produce a gate with a CD that falls within specifications, gate metrology measurements normally follow gate etch. The CD of the gate electrode determines, in large part, the electrical performance of the transistor. Accuracy in the linewidth measurement of gate CD's is therefore a vital aspect of reliably predicting the ultimate electrical behavior of the transistor. Unfortunately, native oxide film formation on the gate may lead to inaccurate determinations of gate CD. The problem stems from the fact that currently available metrology instruments will more often than not fail to discriminate oxide from polysilicon. As a result, the measured linewidth of the gate electrode will be greater than the actual linewidth of the gate electrode. The problem might be easily overcome if the thickness of the native oxide film were accurately known. In this circumstance, the true gate CD could be computed by subtracting twice the known thickness of the native oxide film. However, manufacturing experience has demonstrated that the formation of native oxide films on polysilicon gate electrodes exhibits a queue dependence that is difficult to predict. Thus, there is a high likelihood that a native oxide film will have grown to an unknown thickness at the time of linewidth measurement for the gate electrode.
The present invention is directed to overcoming or reducing the effects of one or more of the foregoing disadvantages.
SUMMARY OF THE INVENTION
In accordance with one aspect of the present invention, a method of fabricating a circuit device is provided that includes forming a silicon structure and forming a passivating oxide film with a preselected thickness on the silicon structure by oxidizing the silicon structure with a heated aqueous solution of ammonium hydroxide and hydrogen peroxide.
In accordance with another aspect of the present invention, a method of fabricating a gate electrode on a substrate is provided that includes depositing a polycrystalline silicon film on the substrate and etching the polycrystalline film into a desired shape with a first sidewall and a second and opposite sidewall. A passivating oxide film is formed with a preselected thickness on the first and second sidewalls by oxidizing the first and second sidewalks with a heated aqueous solution of ammonium hydroxide and hydrogen peroxide.
In accordance with another aspect of the present invention, a method of fabricating a gate electrode stack on a substrate is provided that includes forming a gate oxide layer on the substrate and depositing a polycrystalline silicon film on the gate oxide layer. The polycrystalline silicon film is etched into a desired shape with a first sidewall and a second and opposite sidewall. A passivating oxide film is formed with a preselected thickness on the first and second sidewalls by oxidizing the first and second sidewalks with a heated aqueous solution of ammonium hydroxide and hydrogen peroxide.
REFERENCES:
patent: 5030590 (1991-07-01), Amini et al.
patent: 5147499 (1992-09-01), Szwejkowski et al.
patent: 5270228 (1993-12-01), Ishikawa
patent: 5296093 (1994-03-01), Szwejkowski et al.
patent: 5431770 (1995-07-01), Lee et al.
patent: 5550427 (1996-08-01), Hayashi
patent: 5567642 (1996-10-01), Kim et al.
patent: 5614428 (1997-03-01), Kapoor
patent: 5661052 (1997-08-01), Inoue et al.
patent: 5851890 (1998-12-01), Tsai et al.
patent: 5976767 (1999-11-01), Li
patent: 5976769 (1999-11-01), Chapman
Stanley Wolf and Richard N. Tauber;Silicon Processing for the VLSI Era, vol. 1 -Process Technology; pp. 516-517 and 529-530; 1986.
Stanley Wolf and Richard N. Tauber;Silicon Processing for the VLSI Era; vol. 3: The Submicron MOSFET; pp. 461-462; 1995.
Cheek Jon D.
Wright Marilyn I.
Wristers Derick J.
Advanced Micro Devices , Inc.
Honeycutt Timothy M.
Le Vu A.
Luu Pho
LandOfFree
Poly gate CD passivation for metrology control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Poly gate CD passivation for metrology control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Poly gate CD passivation for metrology control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2543198