Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2005-07-12
2005-07-12
Myers, Paul R. (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
Reexamination Certificate
active
06918001
ABSTRACT:
A bus architecture arrangement is provided. Embodiments provide for a point-to-point protocol of a bused system, such as a processor-based system. Further embodiments may comprise a dynamically configurable point-to-point communication array with connectors and/or translators to couple hub devices with endpoint devices. Some of the connectors and/or translators may inductively or magnetically couple endpoint devices to and decouple endpoint devices from point-to-point communication media to facilitate efficient use of a point-to-point communication array.
REFERENCES:
patent: 3618031 (1971-11-01), Kennedy et al.
patent: 3725864 (1973-04-01), Clark et al.
patent: 4872160 (1989-10-01), Hemmady et al.
patent: 5001625 (1991-03-01), Thomas et al.
patent: 5261059 (1993-11-01), Hedberg et al.
patent: 5303267 (1994-04-01), Gupta
patent: 5465355 (1995-11-01), Cook et al.
patent: 5604735 (1997-02-01), Levinson et al.
patent: 5675580 (1997-10-01), Lyon et al.
patent: 5729763 (1998-03-01), Leshem
patent: 5838937 (1998-11-01), Lee et al.
patent: 6067593 (2000-05-01), Schade
patent: 6105122 (2000-08-01), Muller et al.
patent: 6138185 (2000-10-01), Nelson et al.
patent: 6138187 (2000-10-01), Denning et al.
patent: 6272552 (2001-08-01), Melvin et al.
patent: 6330639 (2001-12-01), Fanning et al.
patent: 6366983 (2002-04-01), Bains
patent: 6389494 (2002-05-01), Walton et al.
patent: 6426952 (2002-07-01), Francis et al.
patent: 6434656 (2002-08-01), Downer et al.
patent: 6467031 (2002-10-01), Fanning
patent: 6496894 (2002-12-01), Fanning
patent: 6523092 (2003-02-01), Fanning
patent: 6604186 (2003-08-01), Fanning
patent: 6615308 (2003-09-01), Fanning
patent: 6618777 (2003-09-01), Greenfield
patent: 6625695 (2003-09-01), Fanning
patent: 6633946 (2003-10-01), Hendel
patent: 6650586 (2003-11-01), Fanning
patent: 6675251 (2004-01-01), Streitenberger et al.
patent: 6684311 (2004-01-01), Fanning
patent: 6701469 (2004-03-01), Matter et al.
patent: 6769046 (2004-07-01), Adams et al.
patent: 2002/0069352 (2002-06-01), Fanning
patent: 2002/0073338 (2002-06-01), Burrows et al.
patent: 2002/0097745 (2002-07-01), Brolin et al.
patent: 2003/0081558 (2003-05-01), Fanning
patent: 2003/0084029 (2003-05-01), Fanning
patent: 2003/0145134 (2003-07-01), Wehage et al.
patent: 2003/0158992 (2003-08-01), Ajanovic et al.
patent: 707432 (1996-04-01), None
U.S. Appl. No. 09/467,106, filed Dec. 10, 1999, Fanning et al. “Method and Apparatus for Pripheral component Interface Bus Speed Selection”.
Huter Jeffrey B.
Intel Corporation
Myers Paul R.
LandOfFree
Point-to-point busing and arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Point-to-point busing and arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Point-to-point busing and arrangement will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3434070