PMOS transistor with compressive dielectric capping layer

Details PMOS transistor with compressive dielectric capping layer PMOS transistor with compressive dielectric capping layer

2007-05-08

2007-05-08

Kebede, Brook (Department: 2823)

Semiconductor device manufacturing: process

Coating of substrate containing semiconductor region or of...

Insulative material deposited upon semiconductive substrate

C438S791000

Reexamination Certificate

active

11124443

ABSTRACT:
A salicide layer is deposited on the source/drain regions of a PMOS transistor. A dielectric capping layer having residual compressive stress is formed on the salicide layer by depositing a plurality of PECVD dielectric sublayers and plasma-treating each sublayer. Compressive stress from the dielectric capping layer is uniaxially transferred to the PMOS channel through the source-drain regions to create compressive strain in the PMOS channel. To form a compressive dielectric layer, a deposition reactant mixture containing A1 atoms and A2 atoms is provided in a vacuum chamber. Element A2 is more electronegative than element A1, and A1 atoms have a positive oxidation state and A2 atoms have a negative oxidation state when A1 atoms are bonded with A2 atoms. A deposition plasma is generated by applying HF and LF radio-frequency power to the deposition reactant mixture, and a sublayer of compressive dielectric material is deposited. A post-treatment plasma is generated by applying HF and LF radio-frequency power to a post-treatment gas that does not contain at least one of A1 atoms and A2 atoms. Compressive stress in the dielectric sublayer is increased by treating the sublayer in the post-treatment plasma. Processes of depositing a dielectric sublayer and post-treating the sublayer in plasma are repeated until a desired thickness is achieved. The resulting dielectric layer has residual compressive stress.

REFERENCES:
patent: 6046494 (2000-04-01), Brigham et al.
patent: 6284633 (2001-09-01), Nagabushnam et al.
patent: 6573172 (2003-06-01), En et al.
patent: 6621131 (2003-09-01), Murthy et al.
patent: 6653700 (2003-11-01), Chau et al.
patent: 6740570 (2004-05-01), Chen et al.
patent: 6797556 (2004-09-01), Murthy et al.
patent: 6815279 (2004-11-01), Yagashita et al.
patent: 6855645 (2005-02-01), Tang et al.
patent: 2003/0072975 (2003-04-01), Shero et al.

Affiliated with

Also associated with

Rating

PMOS transistor with compressive dielectric capping layer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with PMOS transistor with compressive dielectric capping layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and PMOS transistor with compressive dielectric capping layer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3783948